• Title/Summary/Keyword: 디지털 통신시스템

Search Result 2,135, Processing Time 0.034 seconds

뉴스퍼레이드

  • Korean Associaton of Information & Telecommunication
    • 정보화사회
    • /
    • s.84
    • /
    • pp.59-74
    • /
    • 1994
  • PDF

Analysis and Simulator Design of Portable Microwave Digital FPU Transmission System (M/W대역 디지털 방송중계용 FPU 무선전송 시스템 분석과 시뮬레이터 설계)

  • 강희조;조성언;최용석
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.7 no.4
    • /
    • pp.658-666
    • /
    • 2003
  • In this paper, we analyzed standard and characteristic of portable microwave digital FPU(Field Pick Up) transmission system in AWGN channel environment as basis step of research about share way of M/W broadcasting relay frequency. And we analyzed system performance through simulator design. Domestic case, digitize progress about broadcasting relay is propeled. Therefore, we wish to utilize to basis data about interference evaluation and domestic broadcasting relay standardization for reassignment of M/W band broadcasting relay frequency.

The Digital Controller Design using Multirate Discretization (멀티레이트 이산화를 이용한 디지털 제어기 설계)

  • 박종우;곽칠성
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.6 no.1
    • /
    • pp.1-5
    • /
    • 2002
  • A common way to design a digital control system is to design an analog controller first and discretize it for digital implemention. In this paper, optimal digital controller design is studied within the framework of sampled -data control theory. In particular, multirate discretization of analog controller is considered using an Η$_2$optimality criterion. Solutions are obtained via multirate H2 optimization with a causality constraint due to the multirate structure. In design example, the comparison of the proposed methods is made with the conventional discretization methods, and demonstrate the superiority of the multirate design method.

Prevention of Marine Traffic Disaster and Development Direction for Fishery Information Digital Communication System (해양교통 사고예방 및 어업 정보화를 위한 디지털통신 시스템 발전에 관한 연구)

  • Cho, Eui-Joo;Kim, Chun-Suk
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.3 no.3
    • /
    • pp.183-187
    • /
    • 2008
  • In this study, proposes development present condition of fishery information communication system and development direction of communication system by fishery environment change.

  • PDF

A Study on the Performance of M/W Band Portable Digital Wireless Transmission System (M/W 대역 휴대용 디지털 무선전송 시스템의 성능에 관한 연구)

  • Seo, In-Hye;Kang, Heau-Jo;Choi, Yong-Seok
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • v.9 no.2
    • /
    • pp.233-236
    • /
    • 2005
  • 국내외적으로 M/W 중계용 주파수 대역은 3${\sim}$30GHz 대역이다. 그러나 갈수록 늘어나는 서비스와 전송용량의 증대로 인해 주파수 부족현상이 일어나는 추세이다. 이에 대한 방안으로 주파수 재배치에 관한 문제가 대두되고 있다. 이동방송 중계용 링크인 FPU 링크는 차후 다른 주파수 대역으로 이전시 이전의 링크에서 사용되었던 시스템 제원을 토대로 필요한 대역에 대해 다양한 변조방식으로 시뮬레이션 평가 후 이용채널 개수 및 이전 가능 여부등과 같은 조치가 수행되어져야 한다. 본 논문에서는 M/W 대역 휴대용 디지털 무선전송 시스템으로써 디지털 FPU 링크 시스템을 모델링하고 이동환경에서 발생하는 도플러 천이 효과를 고려한 Clark & Gans 페이딩 채널 모델을 고려하여 페이딩의 영향에 따른 시스템 성능을 분석하였다.

  • PDF

Performance Study of Multicore Digital Signal Processor Architectures (멀티코어 디지털 신호처리 프로세서의 성능 연구)

  • Lee, Jongbok
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.13 no.4
    • /
    • pp.171-177
    • /
    • 2013
  • Due to the demand for high speed 3D graphic rendering, video file format conversion, compression, encryption and decryption technologies, the importance of digital signal processor system is growing rapidly. In order to satisfy the real-time constraints, high performance digital signal processor is required. Therefore, as in general purpose computer systems, digital signal processor should be designed as multicore architecture as well. Using UTDSP benchmarks as input, the trace-driven simulation has been performed and analyzed for the 2 to 16-core digital signal processor architectures with the cores from simple RISC to in-order and out-of-order superscalar processors for the various window sizes, extensively.