• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 1998.03a
• /
• pp.103-106
• /
• 1998

본 논문은 다치논리와 신경망을 융합한 다치 뉴로 모델을 제안한다. 다치논리를 이용하여 다치 연산을 위한 알고리즘을 제안하고, 다치-OR, 다치-AND, 다치-NOT 회로를 이용한 다치 뉴로 시스템을 구성하고, 모의 실험을 통하여 확인하였다.

• Korean Journal of Logic
• /
• v.5 no.1
• /
• pp.45-61
• /
• 2001

이 글에서 우리는 연관 명제계산과 무한다치 명제계산 사이의 관계를 살핀다. 구체적으로 우리는 연관 명제계산 $BN_{c1}$이 무한다치 명제계산 $L{\L}C^+$를 포함하는 확장 체계로 간주될 수 있다는 것을 보인다. 즉 $L{\L}C^+$에 직관주의 명제논리에 사용된 부정을 첨가한 후, $BN_{c1}$이 이 체계 $L{\L}C^+$로 변역될 수 있다는 것을 보인다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.14 no.5
• /
• pp.503-510
• /
• 1989

This paper represents a method which construct Combinational Mutiple Valued Logic circuits. First, it constructs Combinational Multiple Valued Logic Cell as the input variable, Then, it can be applied to the general case by expanding ti, thus these series of process is simple and regular. The construction theory of Combinational Multiple Valued Logic circuits, representes here has regularity, simplicity and modularity, especially, in case imput variables are incresed this theory also has characteristics of expansion.

• The KIPS Transactions:PartA
• /
• v.15A no.3
• /
• pp.135-140
• /
• 2008

This paper describes a high-speed CMOS demultiplexer using redundant multi-valued logic (RMVL). The proposed circuit receives serial binary data and is converted to parallel redundant multi-valued data using RMVL. The converted data are reconverted to parallel binary data. By the redundant multi-valued data conversion, the RMVL makes it possible to achieve higher operating speeds than that of a conventional binary logic. The implemented demultiplexer consists of eight integrators. Each integrator is composed of an accumulator, a window comparator, a decoder and a D flip flop. The demultiplexer is designed with TSMC $0.18{\mu}m$ standard CMOS process. The validity and effectiveness are verified through the HSPICE simulation. The demultiplexer is achieved the maximum data rate of 20 Gb/s and the average power consumption of 95.85 mW.

• Proceedings of the Korean Institute of Intelligent Systems Conference
• /
• 1997.11a
• /
• pp.220-223
• /
• 1997

다치 논리는 2치 논리에 비하여 동일 정보량을 처리하는데, 고속 처리가 가능하고, 정보의 기억 밀도가 크며, 논리 회로 실현시 입.출력 단자수가 감소하는 등의 장점을 가지고 있다. 본 논문에서는 이러한 다치 논리가 가지는 장점을 이용하여, 영상 처리시 필요한 농도를 2치가 아닌 다치로 농도표현을 하고자 한다.

• Journal of IKEEE
• /
• v.3 no.2 s.5
• /
• pp.295-304
• /
• 1999

This paper presents a method of constructing the Multiple-Valued Logic Systems(MVLS) over Finite Fields(FF) using by Decision Diagram(DD) that is based on Graph Theory. The proposed method is as following. First, we derivate the Ordered Multiple-Valued Logic Decision Diagram(OMVLDD) based on the multiple-valued Shannon's expansion theorem and we execute function decomposition using by sub-graph. Next, we propose the variable selecting algorithm and simplification algorithm after apply the each isomorphism and reodering vertex. Also we propose MVLS design method.

• Journal of the Korean Institute of Intelligent Systems
• /
• v.19 no.1
• /
• pp.13-18
• /
• 2009

Usually, human emotions are vague and change diversely on the basis of the stimulus from the outside. Plutchik classified the fundamental behavioral patterns into eight patterns, named each of them a genuine emotion, and furthermore suggested mixed emotions using a combination of genuine emotions. In this paper, we propose a method for processing Plutchik's emotion model using Multiple Valued Logic(MVL) Automata Model which utilizes the properties of difference in Multiple Valued Logic functions. This proposed emotion processing model can be widely applied to the analysis and processing of emotion data.

• The KIPS Transactions:PartA
• /
• v.14A no.2
• /
• pp.107-116
• /
• 2007

In this paper, we present a method on the construction of multiple-valued circuits using Reed-Muller Expansions(RME). First, we discussed the input output interconnection of multiple valued function using Perfect Shuffle techniques and Kronecker product and designed the basic cells of performing the transform matrix and the reverse transform matrix of multiple valued RME using addition circuit and multiplication circuit of GF(4). Using these basic cells and the input-output interconnection technique based on Perfect Shuffle and Kronecker product, we implemented the multiple valued logic circuit based on RME. The proposed design method of multiple valued RME is simple and very efficient to reduce addition circuits and multiplication circuits as compared with other methods for same function because of using matrix transform based on modular structures. The proposed design method of multiple valued logic circuits is simple and regular for wire routing and possess the properties of concurrency and modularity of array.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.20 no.5
• /
• pp.1-7
• /
• 1983

Generally, multiple-valued logic algebra is based on the number system of modulo-M. In this paper, characters a, b, c‥… each of them represents the independent state, are regarded as the elements of the symbolic multiple-valued logic. By using the set theory, the symbolic multiple - valued logic and their functions are defined. And Varation for the symbolic logic function due to the variation of a variable and their properties are suggested and analized. With these variations, the MacLaurin's and Taylor's Series expansions of the symbolic logic functions are proposed and proved.

• Korean Journal of Logic
• /
• v.3
• /
• pp.27-51
• /
• 2000

이글의 기본적인 목적은 2치를 포함한 다치 논리 체계들간의 관계를 검토하는 데 있다. 이를 위하여 여기서는 명제를 대상으로 한 형식 의미 해석체계들 간에 고러해야 할 의미론적 확장 개념을 분명히 하였다. 구체적으로 다음의 두 작업이 수행되었다 첫째로 2치와 다치 논리 또는 다치 논리들간에 적용될 만한 의미론적 확장 개념을 의미해석의 바탕을 이루는 진리치 함수와 진리연산에 맞게 정의하였다. 둘째로 정의의 적합성을 확장, 비확장 사례 증명을 통해 예증해 보였다.