• Title/Summary/Keyword: 기생하중

Search Result 4, Processing Time 0.022 seconds

Mount Design for High-Resolution Mirrors (고 분해능 반사경의 마운트 설계)

  • Kim, Kwang-Ro;Lee, Young Shin
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.17 no.1
    • /
    • pp.142-148
    • /
    • 2014
  • The mirror which is considered in designing a MFD is off-axis primary one and its dimension is wide 556mm height 345mm. The MFD(Mirror Fixation Device) load specification is generated for the high resolution mirror. The optical WFEs for unit loads are calculated from mirror sensitivity analysis and they are compared with allocated allowable optical WFE. The parasite load for the MFD is calculated from their comparison. The MFD compliant with the parasite load is designed.

Flip Chip Process for RF Packages Using Joint Structures of Cu and Sn Bumps (Cu 범프와 Sn 범프의 접속구조를 이용한 RF 패키지용 플립칩 공정)

  • Choi, J.Y.;Kim, M.Y.;Lim, S.K.;Oh, T.S.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.3
    • /
    • pp.67-73
    • /
    • 2009
  • Compared to the chip-bonding process utilizing solder bumps, flip chip process using Cu pillar bumps can accomplish fine-pitch interconnection without compromising stand-off height. Cu pillar bump technology is one of the most promising chip-mounting process for RF packages where large gap between a chip and a substrate is required in order to suppress the parasitic capacitance. In this study, Cu pillar bumps and Sn bumps were electroplated on a chip and a substrate, respectively, and were flip-chip bonded together. Contact resistance and chip shear force of the Cu pillar bump joints were measured with variation of the electroplated Sn-bump height. With increasing the Sn-bump height from 5 ${\mu}m$ to 30 ${\mu}m$, the contact resistance was improved from 31.7 $m{\Omega}$ to 13.8 $m{\Omega}$ and the chip shear force increased from 3.8 N to 6.8 N. On the contrary, the aspect ratio of the Cu pillar bump joint decreased from 1.3 to 0.9. Based on the variation behaviors of the contact resistance, the chip shear force, and the aspect ratio, the optimum height of the electroplated Sn bump could be thought as 20 ${\mu}m$.

  • PDF

Deterioration Assessment and Dissection Process for Rock Properties of Stone Pagoda in the Mireuksaji Temple Site, Korea (익산 미륵사지 석탑의 해체과정과 구성부재의 훼손도 평가)

  • Yang, Hee Jae;Kim, Sa Dug;Lee, Chan Hee;Choi, Seok-Won
    • Journal of Conservation Science
    • /
    • v.16 s.16
    • /
    • pp.77-88
    • /
    • 2004
  • This study evaluates the occurrences, phyfical weathering and biological deterioration on rock properties during the dissection process an object of stone pagoda in the Mireuksaji temple site. For restoration and conservation, all kinds of rock properties are carried out detailed scientific investigation and diagnosis. Constituting rocks of the pagoda composed mainly of equi-granular medium grained biotite that rock properties presumed to be use about 3,000 materials. Main external properties of the pagoda are total 446 materials, and the rock properties under the concentration load on the each floors occurred with overlapping fracture, weathering and deteriorations. The 84 materials show highly degraded about $18.8\%$ among the external properties. Representative physicochemical deteriorations are fracture, loss, break, exfoliation, degradation, grain shaped dissolution, relief surface, discoloration and hydroxide precipitates, in this study, the deterioration state of each properties give a precisely description and analysis. Coverage of lichen and algae on the rock surface represented about $85\%$. As the some properties, biological contaminants withered up when spray rock surface with diluted cleaning chemicals. Results of the study are utilized an application for restoration system and detailed investigation during the dissection process of stone cultural properties.

  • PDF

Flip Chip Process by Using the Cu-Sn-Cu Sandwich Joint Structure of the Cu Pillar Bumps (Cu pillar 범프의 Cu-Sn-Cu 샌드위치 접속구조를 이용한 플립칩 공정)

  • Choi, Jung-Yeol;Oh, Tae-Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.16 no.4
    • /
    • pp.9-15
    • /
    • 2009
  • Compared to the flip-chip process using solder bumps, Cu pillar bump technology can accomplish much finer pitch without compromising stand-off height. Flip-chip process with Cu pillar bumps can also be utilized in radio-frequency packages where large gap between a chip and a substrate as well as fine pitch interconnection is required. In this study, Cu pillars with and without Sn caps were electrodeposited and flip-chip-bonded together to form the Cu-Sn-Cu sandwiched joints. Contact resistances and die shear forces of the Cu-Sn-Cu sandwiched joints were evaluated with variation of the height of the Sn cap electrodeposited on the Cu pillar bump. The Cu-Sn-Cu sandwiched joints, formed with Cu pillar bumps of $25-{\mu}m$ diameter and $20-{\mu}m$ height, exhibited the gap distance of $44{\mu}m$ between the chip and the substrate and the average contact resistance of $14\;m{\Omega}$/bump without depending on the Sn cap height between 10 to $25\;{\mu}m$.

  • PDF