Browse > Article
http://dx.doi.org/10.6117/kmeps.2020.27.1.0045

Experimental and Numerical Analysis of Microvia Reliability for SLP (Substrate Like PCB)  

Cho, Youngmin (Graduate School of NID Fusion Technology, Seoul National University of Science and Technology)
Choa, Sung-Hoon (Graduate School of NID Fusion Technology, Seoul National University of Science and Technology)
Publication Information
Journal of the Microelectronics and Packaging Society / v.27, no.1, 2020 , pp. 45-54 More about this Journal
Abstract
Recently, market demands of miniaturization, high interconnection density, and fine pitch of PCBs continuously keep increasing. Therefore, SLP (substrate like PCB) technology using a modified semi additive process (MSAP) has attracted great attention. In particular, SLP technology is essential for the development of high-capacity batteries and 5G technology for smartphones. In this study, the reliability of the microvia of hybrid SLP, which is made of conventional HDI (high density interconnect) and MSAP technologies, was investigated by experimental and numerical analysis. Through thermal cycling reliability test using IST (interconnect stress test) and finite element numerical analysis, the effects of various parameters such as prepreg properties, thickness, number of layers, microvia size, and misalignment on microvia reliability were investigated for optimal design of SLP. As thermal expansion coefficient (CTE) of prepreg decreased, the reliability of microvia increased. The thinner the prepreg thickness, the higher the reliability. Increasing the size of the microvia hole and the pad will alleviate stress and improve reliability. On the other hand, as the number of prepreg layers increased, the reliability of microvia decreased. Also, the larger the misalignment, the lower the reliability. In particular, among these parameters, CTE of prepreg material has the greatest impact on the microvia reliability. The results of numerical stress analysis were in good agreement with the experimental results. As the stress of the microvia decreased, the reliability of the microvia increased. These experimental and numerical results will provide a useful guideline for design and fabrication of SLP substrate.
Keywords
SLP (substrate like PCB); modified semi additive process (MSAP); microvia; thermal cycling; reliability;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Cho, J. Jang, J. C. Kim, S. W. Kang, I. Seong, and K. Y. Bae, "A study on heat transfer characteristics of PCBs with a carbon CCL", J. Microelectron. Packag. Soc., 22(4), 37 (2015).   DOI
2 S. H. Huh, A. S. Shin, and S. J. Ham, "Ion migration failure mechanism for organic PCB under biased HAST", J. Microelectron. Packag. Soc., 22(1), 43 (2015).   DOI
3 F. Liu, J. Lu, V. Sundaram, D. Sutter, G. White, D. F. Baldwin, and R. R. Tummala, "Reliability assessment of microvias in HDI printed circuit boards", IEEE T. Compon. Pack. T., 25(2), 254 (2002).   DOI
4 A. Renbi and J. Delsing, "A novel production process for $10\;{\mu}m$ microvias. In International Symposium on Microelectronics", International Microelectronics Assembly and Packaging Society, 2017(1), 000468 (2017).
5 Y. Kitahara and J. Kang, "Ultra-fine patterning technology by utilizing nano-silver catalysts in MSAP" In 2018 International Conference on Electronics Packaging and iMAPS All Asia Conference (ICEP-IAAC), 112 (2018).
6 M. Ibrahim, "The rising adoption of advanced substrates: IC substrate, SLP and embedded die, Chip Scale Review", 18 (2019).
7 L. N. Ji, Y. Gong, and Z. G. Yang, "Failure investigation on copper-plated blind vias in PCB", Microelectron. Reliab., 50(8), 1163 (2010).   DOI
8 A. Salahouelhadj, M. Martiny, S. Mercier, L. Bodin, D. Manteigas, and B. Stephan, "Reliability of thermally stressed rigid-flex printed circuit boards for High Density Interconnect applications", Microelectron. Reliab., 54(1), 204 (2014).   DOI
9 Y. Ning, M. H. Azarian, and M. Pecht, "Effects of voiding on thermomechanical reliability of copper-filled microvias: Modeling and simulation", IEEE T. Device. Mat. Re., 15(4), 500 (2015).   DOI
10 D. H. Kim, S. J. Joo, D. O. Kwak, and H. S. Kim, "Warpage simulation of a multilayer printed circuit board and microelectronic package using the anisotropic viscoelastic shell modeling technique that considers the initial warpage", IEEE T. Comp. Pack. Man., 6(11), 1667 (2016).
11 J. H. Lau, S. H. Pan, and C. Chang, "Creep analysis of solder bumped direct chip attach (DCA) on microvia build-up printed circuit board with underfill", In International Symposium on Electronic Materials and Packaging (EMAP), 127 (2000).
12 L. N. Ji, Z. G. Yang, and J. S. Liu, "Failure analysis on blind vias of PCB for novel mobile phones", J. Fail. Anal. Prev., 8(6), 524 (2008).   DOI
13 Y. Yang, "Reliabilities and failure analysis of printed circuit boards interconnect stress test", In 2018 19th International Conference on Electronic Packaging Technology (ICEPT), 428 (2018).
14 K. Dusek, D. Busek, P. Hrzina, and J. Sevcik, "Thermal cycle testing of printed circuit board vias (Barrel Plates)", Proc. 41st International Spring Seminar on Electronics Technology (ISSE), 1 (2018).
15 R. V. Pucha, G. Ramakrishna, S. Mahalingam, and S. K. Sitaraman, "Modeling spatial strain gradient effects in thermomechanical fatigue of copper microstructures", Int. J. Fatigue., 26(9), 947 (2004).   DOI