1 |
Y. L. Tzeng, N. Kao, E. Chen, J. Y. Lai, Y. P. Wang, and C. S. Hsiao, "Warpage and Stress Characteristic Analyses on Package-on-Package (PoP) Structure", Proc. 9th Electronics Packaging Technology Conference (EPTC), Singapore, 482, IEEE (2007).
|
2 |
W. Sun, W. H. Zhu, K. S. Le, and H. B. Tan, "Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging", International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), Shanghai, 978, IEEE (2008).
|
3 |
S. H. Cho, H. I. Jung, and O. C. Bae, "Numerical Analysis on the Design Variables and Thickness Deviation Effects on Warpage of Substrate for FCCSP", J. Microelectron. Packag. Soc., 19(3), 57 (2012).
DOI
|
4 |
S. H. Cho, D. H. Kim, Y. G. Oh, J. T. Lee, and S. S. Cha "A Study on the Parameters of Design for Warpage reduction of Passive components Embedded Substrate for PoP", J. Microelectron. Packag. Soc., 22(1), 75 (2015).
DOI
|
5 |
M. S. C. Marc, "Manual Volume A: Theory and User Information", 210 (2015).
|
6 |
M. A. Bolanos, "Semiconductor IC Packaging Technology Challenges : The Next Five Years", SPAY025, EMAP2005 (Texas Instruments), (2005).
|
7 |
M. Y. Tsi, C. H. J. Hsu, and C. T. O. Wang, "Investgation of thermomechanical behaviors of flip chip BGA packages during manufacturing process and thermal cycling", IEEE Trans. Compon. Pack. -Technol., 27(3), 568 (2004).
DOI
|
8 |
X. J. Fan, B. Varia, and Q. Han, "Design and optimization of thermo-mechanical reliability in wafer level packaging", Microelectronics reliab., 50(4), 536 (2010).
DOI
|
9 |
R. Darveaux, C. Reichman, and N. Islam, "Interface Failure in Lead Free Solder Joints", Proc. 56th Electronic Components and Technology Conference (ECTC), San Diego, USA, 12, IEEE (2006).
|
10 |
J. H. Lau, and S. W. R. Lee, "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package (WLCSP)", Trans. Comp. Packag. Technol., 25(1), 51 (2002).
|
11 |
S. H. Cho, S. J. Cho, and J. Lee,"Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM", Microelectron Reliab., 48, 300 (2008).
DOI
|
12 |
R. Darveaux, K. Banerji, A. Mawer, and E. Mammo, "Reliability of Plastic Ball Grid Array Assembly", Ball Grid Array Technology, McGraw-Hill, New York (1995).
|
13 |
W. Sun, W. H. Zhu, C. K. Wang, A. Y. S. Sun, and H. B. Tan, "Warpage Simulation and DOE Analysis with Application in Package-on-Package Development", Proc. 9th EuroSimE 2008 - International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Micro-Systems (ESIME), Freiburg im Breisgau, Germany, 244, IEEE (2008).
|
14 |
J. H. Lau, J. L. Prince, W. Nakayama, and C. P. Wong, "Electronic Packaging: Design, Materials, Process, and Reliability", McGraw-Hill, New York (1997).
|
15 |
E. Lin, D. Chang, D. S. Jiang, Y. P. Wang, and C. S. Hsiao, "Advantage and challenge of coreless Flip chip BGA Microsystems", International Microsystems, Packaging, Assembly and Circuits Technology (IMPACT), Taipei, Taiwan, 346, IEEE (2007).
|
16 |
C. Chiu, K. C. Chang, J. Wang, and C. H. Lee, "Challenges of thin core PCB Flip Chip package on advanced Si Nodes", Proc. 57th Electronic Components and Technology Conference (ECTC), 22 (2007).
|
17 |
S. H. Cho, T. E. Chang, J. Lee, and H. P. Park, "New dummy design and stiffener on warpage reduction in Ball Grid Array Printed Circuit Board", Microelectronics Reliab., 50, 242 (2010).
DOI
|
18 |
J. H. Lau, and S.-W.R, Lee, "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package(WLCSP)", Trans. Comp. Packag. Technol., 25(1), 3 (2002).
DOI
|