Introduction of Routable Molded Lead Frame and its Application
![]() |
Kim, ByongJin
(Amkor Technology Research & Development Center, Amkor Technology Korea, Inc.)
Bang, Wonbae (Amkor Technology Research & Development Center, Amkor Technology Korea, Inc.) Kim, GiJung (Amkor Technology Research & Development Center, Amkor Technology Korea, Inc.) Jung, JiYoung (Amkor Technology Research & Development Center, Amkor Technology Korea, Inc.) Yoon, JuHoon (Amkor Technology Research & Development Center, Amkor Technology Korea, Inc.) |
1 | S. K. Saha, "Emerging business trends in the semiconductor industry", Technology Management in the IT-Driven Services (PICMET), San Jose, CA, 2744, IEEE (2013). |
2 | A. Battestini, C. Del Rosso, A. Flanagan and M. Miettinen, "Creating Next Generation Applications and Services for Mobile Devices: Challenges and Opportunities", Proc. 18th Personal, Indoor and Mobile Radio Communications (PIMRC), Athens, 1, IEEE (2007). |
3 | M. A. Bolanos, "Semiconductor integrated circuit packaging technology challenges - next five years", Electronics Materials and Packaging (EMAP), 6, IEEE (2005). |
4 | E. McGibney and J. Barrett, "An overview of electrical characterization techniques and theory for IC packages and interconnects", IEEE Transactions on Advanced Packaging, 29(1), 131, IEEE Components, Packaging, and Manufacturing Technology Society (CPMT) (2006). DOI |
5 | S. H. Hong, "Characteristics of Lead Frame Chip Scale Package (LF-CSP)", Proc. 1st Korea-Japan Advanced Semiconductor Packaging Technology Seminar, Seoul, 63, The Korean Microelectronics and Packaging Society (1999). |
6 | P. Garrou, "Wafer Level Chip Scale Packaging (WLCSP): an overview", Advanced Packaging, 23(2), 198, IEEE (2000). DOI |
7 | Y. Okayama, Y. Yanase, K. Saitou, H. Kobayashi, M. Nakasato, T. Yamamoto, R. Usui and Y. Inoue, "Development of a novel Wafer-Level-Packaging technology using laminating process", Pro. 59th Electronic Components and Technology Conference, (ECTC), San Diego, CA, 892, IEEE (2009). |
8 | E. J. Vardaman, L. C. Matthew and L. S. Roth, "2013 Flip chip and WLP: Recent Developments and Market Forecasts", TechSearch, 107 (2013). |
9 | H. H. Kim, D. H. Kim, J. B. Kim, H. J. Kim, J. U. Ahn, I. S. Kang, J. K. Lee, H. S. Ahn and S. D. Kim, "The Effects of UBM and SnAgCu Solder on Drop Impact Reliability of Wafer Level Package", J. Microelectron. Packag. Soc., 17(3), 65 (2010). |
10 | T. Y. Tsai, Y. S. Lai, C. L. Yeh and R. S. Chen, "Structural design optimization for board-level drop reliability of waferlevel chip-scale packages", Microelectronics Reliability, 48(5), 757 (2008). DOI |
![]() |