1 |
S. J. Kim, C. W. Joo, S. S. Park, G. H. Baek, S. G. Lee and M. G. Song, "Via-size Dependance of Solder Bump Formation( in Kor.)", J. Microelectron. Packag. Soc., 8(1), 33 (2001).
|
2 |
J. H. Jun, W. G Lee, J. P. Jung and Y. N. Zhou, "Characteristics of Electroplated Sn Bumps Fabricated without a PR Mould on a Si Chip for 3D Packaging", Microelectron. Eng., In Press.
DOI
|
3 |
S. C. Hong, W. G. Lee, W. J. Kim, J. H. Kim and J. P. Jung, "Reduction of Defects in TSV filled with Cu by High-Speed 3-Step PPR for 3D Si Chip Stacking", Microelectron. Reliabil., 51, 2228 (2011).
DOI
ScienceOn
|
4 |
J. H. Jun, I. R. Kim, M. Mayer, Y. N. Zhou, S. B. Jung and J. P. Jung, "A New Non-PRM Bumping Process by Electroplating on Si Die for Three Dimensional Packaging", Mater. Trans., 51(10), 1887 (2010).
|
5 |
S. J. Hong, S. C. Hong, W. J. Kim and J. P. Jung, "Copper Filling to TSV (Through-Si-Via) and Simplification of Bumping Process", J. Microelectron. Packag. Soc., 17(3), 79 (2010).
|
6 |
Wikipedia, Wikipedia Foundation. lnc. Jan.(2011) from http:/ /en.wikipedia.org/wiki/Sheet_resistance
|
7 |
S. Y. Lee and J. H. Lee, "Copper Via Filling Using Organic Additives and Wave Current Electroplating", J. Microelectron. Packag. Soc., 14(3), 37 (2007).
|
8 |
Z. Wang, O. Yaegashi, H. Sakaue, T. Takahagi and S. Shingubara, "Bottom-up Fill for Submicrometer Copper Via Holes of ULSIs by Electroless Plating", J. Electrochem. Soc., 151(12), C781 (2004).
DOI
ScienceOn
|
9 |
S. L. Ko, J. Y. Lin, Y. Y. Wang and C. C. Wan, "Effect of the Molecular Weight of Polyethylene Glycol as Single Additive in Copper Deposition for Interconnect Metallization", Thin Solid Films, 516, 5046 (2008).
DOI
ScienceOn
|
10 |
S. Shingubara, Z. Wang, O. Yaegashi, R. Obata, H. Sakaue and T. Takahagi, "Bottom-up Fill of Copper in Deep Submicrometer Holes by Electroless Plating", Electrochemical and Solid-State Letters, 7(6), C78 (2004).
DOI
ScienceOn
|
11 |
W. P. Dow, M. Y. Yen, W. B. Lin and S. W. Ho, "Influence of Molecular Weight of Polyethylene Glycol on Microvia Filling by Copper Electroplating", J. Electrochem. Soc., 152(11), C769 (2005).
DOI
ScienceOn
|
12 |
S .C. Hong, D. H. Jung, J. P. Jung and W. J. Kim, "Effective Cu Filling Method to TSV for 3-Dimensional Si Chip Stacking( in Kor.)", J. Kor. Inst. Met. & Mater, In Press.
DOI
|
13 |
C. Y. Yin, M. O. Alam, Y. C. Chan, C. Bailey and H. Lu, "The Effect of Reflow Process on the Contact Resistance and Reliability of Anisotropic Conductive Film Interconnection for Flip Chip on Flex Applications", Microelectron. Reliabil., 43, 625 (2003).
DOI
ScienceOn
|
14 |
L. J. Ladani, "Numerical Analysis of Thermo-mechanical Reliability of Through Silicon Vias (TSVs) and Solder Interconnects in 3-dimensional Integrated Circuits", Microelectron. Eng., 87, 208 (2010).
DOI
ScienceOn
|
15 |
C. Lee, S. Tsuru, Y. Kanda, S. Ikeda and M. Matsumura, "Formation of 100 μm Deep Vertical Pores in Si Wafers by Wet Etching and Cu Electrodeposition", J. Electrochem. Soc., 156, D543 (2009).
DOI
ScienceOn
|
16 |
Y. Zhang, T. Richardson, S. Chung, C. Wang, B. Kim and C. Rietmann, "Fast Copper Plating Process for TSV Fill", Proc. International Microsystems, Packaging, Assembly Conference (IMPACT), Taipei, 219, IEEE CPMT (2007).
|
17 |
S. W. Jung, J. P. Jung, and Y. N. Zhou, "Characteristics of Sn- Cu Solder Bump Formed by Electroplating for Flip Chip", IEEE Trans. Electron. Packag. Manufact., 29(1), 10 (2006).
DOI
ScienceOn
|
18 |
T. Luoh, C. T. Su, T. H. Yang, K. C. Chen and C. Y. Lu, "Advanced Tungsten Plug Process for beyond Nanometer Technology", Microelectron. Eng.,85(8),1739(2008).
DOI
ScienceOn
|
19 |
S. J. Hong, J. H. Jun, J. P. Jung, M. Mayer and Y. N. Zhou, "Sn Bumping without Photoresist Mould and Si Dice Stacking for 3-D Packaging", IEEE Trans. Electron. Packag. Manufact., 33(4), 912 (2010).
|
20 |
ADVANCED PACKAGING : 3D IC & TSV Interconnects - Business Update (2010) report from http://www.i-micronews. com/reports/3D-IC-TSV-Interconnects-Business-Update- 2010-report/109/
|
21 |
I. R. Kim, J. K. Park, Y. C. Chu and J. P. Jung, "High Speed Cu Filling Into TSV by Pulsed Current for 3 Dimensional Chip(in Kor.)", Kor. J. Met. Mater., 48(7), 667 (2010).
|
22 |
I. R. Kim, S. C. Hong and J. P. Jung, "High Speed Cu Filling into Tapered TSV for 3-dimensional Si Chip Stacking(in Kor)", Kor. J. Met. Mater., 49(5), 388 (2011).
|
23 |
M. Karnezos, "3D Packaging: Where All Technologies Come Together", Proc. 29th International Electronics Manufacturing Technology Symposium, San Jose, 64, IEEE/CPMT/SEMI (2004).
|
24 |
Y. K. Tsuiand and S. W. Ricky, "Design and Fabrication of a Flip-chip-on-chip 3-D Packaging Structure with a Through Silicon via for Underfill Dispensing", IEEE Trans. Adv. Pack., 28, 413 (2004).
|