1 |
T. J. Park, J. M. Woo, and C. H. Kim, "CUDA-based parallel bi-conjugate gradient matrix solver for BioFET simulation," Journal of the Institute of Electronics Engineers of Korea (in Korean), vol. 48, no. 1, pp. 90-100, 2011.
과학기술학회마을
|
2 |
G. Vialaneix and T. Boubekeur, "SBL mesh filter: fast separable approximation of bilateral mesh filtering," ACM SIGGRAPH 2011 Talks. ACM, p. 24, 2011.
|
3 |
V. Areekul, U. Watchareeruetai, and S. Tantaratana, "Fast separable gabor filter for fingerprint enhancement," Biometric Authentication. Springer Berlin Heidelberg, pp. 403-409, 2004.
|
4 |
S. Kurra, N. K. Singh, and P. R. Panda, "The impact of loop unrolling on controller delay in high level synthesis," In IEEE Design, Automation & Test in Europe Conference & Exhibition, pp. 1-6, 2007.
|
5 |
J. S. Lee, "Automatic classification algorithm of defects in semiconductor package molding surface inspection using pattern recognition," M. S. Thesis (in Korean), Hoseo University, 2009.
|
6 |
R. Bertz and P. Leahy, "Inspection Challenges of Leadless Packages," Proc. SEMOCPN, pp. 418-422, 2002.
|
7 |
S. J. Nam and K. S. Hahn, "Implementation of automated defect detection and classification system for semiconductor wafers," Proc. of the 28th KISS Fall Comference (in Korean), vol. 28, no. 2, pp. 334-336, 2001.
|
8 |
K. S. Jang and C. H. Jeon "Classification rule-based defect pattern detection of semiconductor wafer map," Proc. of 2005 KIIE Fall Conference (in Korean), pp. 131-139, 2005.
|
9 |
S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general- purpose applications on graphics processors using CUDA," Journal of Parallel and Distributed Computing, vol. 68, no. 10, pp. 1370-1380, 2008.
DOI
ScienceOn
|
10 |
Y. G. Yeom and Y. K. Cho, "High-speed implementation of block ciphers on graphics processing units using CUDA library," Journal of the Korea Institute of Information Security and Cryptology (in Korean), vol. 18, no. 3, pp. 23-31, 2008.
|
11 |
M. Moazeni, A. Bui, and M. Sarrafzadeh, "A memory optimization technique for software-managed scratchpad memory if GPUs," 2009 IEEE 7th Symposium on Application Specific Porcessors, pp. 43-49, 2009.
|
12 |
NVIDIA, C. U. D. A. NVIDIA CUDA Programming Guide. 2011.
|