1 |
H. H. Huston, M. H. Wood, and V. M. De Palma, 'Bum-in Effectiveness - Theory and Measurement,' International Reliabiliy Physics Symposium, p. 271, 1991
|
2 |
Joo-Hyoung Lee, Myoung-Jun Jang, Ki-Seok Youn, Young-Jin Park, Hee-Goo Youn, and Hi-Deok Lee, 'Characterization of Stress-Induced p+/n Junction Leakage Failure for sub-0.15 um CMOS Technology', J. Korean Physic Soc. Vol. 40, p. 610, 2002
DOI
ScienceOn
|
3 |
Hodges. D. 'Flip chip MCM-L using known good die', International Module and High density packaging, p. 358, 1998
|
4 |
Nierle. K., 'Method for increasing bum in efficiency for DRAMs", International Reliability Workshop Final Report, p. 183,2000
|
5 |
Adit. D. Singh, 'On Wafer Bum-In Strategies for MCM Die", International Conference and Exhibition Multichip Modules, p. 255, 1994
|
6 |
Ji Cheol Bae, Yong Jae Lee, 'Degradation of Gate Induced Drain Current of p- MOSFET along to Analysis Condition', J. of KIEEME(in Korean), Vol.10, No. 1,p.26, 1997
|
7 |
Chandramouli, R, 'Sequential tests for integrated-circuit failures', Reliability, IEEE Transactions on, Vol. 47, Issue 4, p. 463, 1998
DOI
ScienceOn
|
8 |
Dong Hee Rhie, Bok Gil Choi, Man Young Sung, Byung Moo Moon, and Yung Kwon Sung, 'A Study on the Life Time Prediction for the Oxide of MOS Capacitor', J. of KIEEME(in Korean), Vol. 12, No.7, p. 271, 1991
|