Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall |
WANG, XIANGYU
(Department ofElectronic Engineering, Myongji University)
Cho, Wonhee (Department ofElectronic Engineering, Myongji University) Baac, Hyoung Won (School of Electronic and Electrical Engineering, Sungkyunkwan University) Seo, Dongsun (Department ofElectronic Engineering, Myongji University) Cho, Il Hwan (Department ofElectronic Engineering, Myongji University) |
1 | K. K. Bhuwalka, S. Sedlmaier, A. Ludateck, C. Tolksdorf, J. Schulze, and I. Eisele, "Vertical tunnel field-effect transistor," IEEE Trans. Electron Devices, vol. 51, no. 2, pp. 279-282, Feb. 2004. DOI |
2 | Pei-Yu Wang, and Bing-Yue Tsui, "Experimental Demonstration of p-Channel Germanium Epitaxial Tunnel Layer (ETL) Tunnel FET With High Tunneling Current and High ON/OFF Ratio." IEEE Electron Device Letters, vol. 36, no. 12, pp.1264-1266, Feb. 2015. DOI |
3 | W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," Appl. Phys. Lett., vol. 67, no. 4, pp. 494-496, Jul. 1995. DOI |
4 | W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," IEEE Electron Device Lett, vol. 28, no. 8, pp. 743-745, Aug. 2007. DOI |
5 | J. H. Kim, S. W. Kim and H. W. Kim, "Vertical type double gate tunnelling FETs with thin tunnel barrier," IET Electron. Lett., vol. 51, no. 9, pp. 718-720, Apr. 2015. DOI |
6 | K. K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," IEEE transactions on electron devices, vol. 52, no. 5, pp. 909-917, May. 2015. |
7 | K. Boucart and A. M. Ionescu, "Length scaling of the double gate tunnelFETwith a high-k gate dielectric," SolidState Electron, vol. 51,no. 11, pp.1500-1507, Nov./Dec. 2007. DOI |
8 | K. Boucart, A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," IEEE Trans. Electron Devices, vol. 54, no. 7, pp. 1725-1733, Jul. 2007. DOI |
9 | Y. Wang, Y. F. Wang, W. Xue, and F. Cao, "Asymmetric dual-gate tunneling FET with improved performance," Superlattices and Microstructures, vol. 91, pp. 216-224, Mar. 2016. DOI |
10 | C. W. Park, W. Y. Choi, J. H. Lee and I. H. Cho, "Reduction of ambipolar characteristics of vertical channel tunneling field-effect transistor by using dielectric sidewall," Semicond. Sci. Technol,vol. 28, no. 11, pp. 1-5,Sep. 2013. |
11 | Santa Clara, CA 2014 SILVACO Int. ATLAS User's Man. |
12 | J. Wan, C. Le, A. Zaslavsky, and S. Cristoloveanu, "Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling," Solid-State Electronics, vol. 65, no. 1, pp. 226-233,Nov. 2011. |
13 | A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Tunnel field-effect transistor without gate-drain overlap," Appl. Phys. Lett., vol. 91, no. 5, pp. 053102-053102-3, Jul. 2007. DOI |
14 | R. Jhaveri, V. Nagavarapu, and J. C. Woo, "Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor," IEEE Transactions on Electron Devices, vol. 58, no. 1,pp. 80-86, Jan. 2011 DOI |
15 | C. Anghel, A. Gupta, A. Amara, and A. Vladimirescu, "30-nm tunnel FET with improved performance and reduced ambipolar current," IEEE Transactions on Electron Devices, vol.58, no. 6, pp. 1649-1654, Jun. 2011. DOI |
16 | H. Y. Chang, B. Adams, P. Y. Chien, J. Li, and J. C. Woo, "Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing," IEEE Transactions on Electron Devices, vol. 60, no. 1, pp. 92-96, Jan. 2013. DOI |