High-Speed Low-Power Junctionless Field-Effect Transistor with Ultra-Thin Poly-Si Channel for Sub-10-nm Technology Node |
Kim, Youngmin
(Department of Electronic Engineering, Gachon University)
Lee, Junsoo (Department of Electronic Engineering, Gachon University) Cho, Yongbeom (Department of Electronic Engineering, Gachon University) Lee, Won Jae (Department of Electronic Engineering, Gachon University) Cho, Seongjae (Department of Electronic Engineering, Gachon University) |
1 | O. Kononchuk and B.-Y. Nguyen, Silicon-On-Insulator (SOI) Technology: Manufacture and Applications, Woodhead Publishing, Cambridge, UK, 2014. |
2 | G. K. Celler and S. Cristoloveanu, "Frontiers of silicon-on-insulator," J. Appl. Phys., vol. 93, no. 9, pp. 4955 - 4978, May 2013. |
3 | M. Wu, X. Jin, H.-I. Kwon, R. Chuai, X. Liu, and J.-H. Lee, "The Optimal Design of Junctionless Transistors with Double-Gate Structure for reducing the Effect of Band-to-Band Tunneling," J. Semicond. Technol. Sci., vol. 13, no. 3, pp. 245-251, Jun. 2013. DOI |
4 | H. Nam, G. S. Lee, H. Lee, I. J. Park, and C. Shin, "Analysis of Random Variations and Variation-Robust Advanced Device Structures," J. Semicond. Technol. Sci., vol. 14, no. 1, pp. 8 - 22, Feb. 2014. DOI |
5 | S. Y. Kim, J. H. Seo, Y. J. Yoon, G. M. Yoo, Y. J. Kim, H. R. Eun, H. S. Kang, J. Kim, S. Cho, J.-H. Lee, and I. M. Kang, "Design and Analysis of Sub-10 nm Junctionless Fin-Shaped Field-Effect Transistors," J. Semicond. Technol. Sci., vol. 14, no. 5, pp. 508 - 517, Oct. 2014. DOI |
6 | S. Cho, K. R. Kim, B.-G. Park, and I. M. Kang, "Optimum Design of Junctionless MOSFET Based on Silicon Nanowire Structure and Analysis on Basis RF Characteristics," IEEK Journal (SD), vol. 47, no. 10, pp. 14 - 22, Oct. 2010. |
7 | International Technology Roadmap for Semiconductors (ITRS), 2013 Edition. Online available at http://www.itrs2.net. |
8 | J. P. Colinge, C. W. Lee, N. D. Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu, Junctionless Transistors: Physics and Properties, Springer-Verlag, Berlin, Germany, 2011. |
9 | Atlas User's Manual: Device Simulation Software, Silvaco, Inc., Oct. 12, 2015. |
10 | S. A. Hareland, S. Jallepalli, G. Chindalore, W.-K. Shih, A. F. Tasch, Jr., and C. M. Maziar, "A Simple Model for Quantum Mechanical Effects in Hole Inverson Layers in Silicon PMOS Device," IEEE Trans. Electron Devices, vol. 44, no. 7, pp. 1172 - 1173, Jul. 1997. DOI |
11 | M. I. Idris, F. Arith, S. A. M. Chachuli, H. H. M. Yusof, and M. M. Ismail, "Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer," Int. J. Eng. & Compt. Sci., vol. 13, no. 05, pp. 36 - 40, Oct. 2013. |
12 | M. Wang, M. Wong, X. Shi, and D. Zhang, "Effective Channel Mobility of Poly-Silicon Thin Film Transistors," Proc. IEEE Solid-State and Integrated Circuit Technology (ICSICT), pp. 1395-1397, Shanghai, China, Oct. 2006. |
13 | T. Katoh, "Characteristics of MOSFET's on Large-Grain Polysilicon Films," IEEE Trans. Electron Devices, vol. 35, no. 7, pp. 923 - 928, Jul. 1998. |
14 | N. Gupta, B. P. Tyagi, "Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors," Indian J. Pure Appl. Phys., vol. 42, no. 7, pp. 528 - 532, Jul. 2004. |
![]() |