A 1.25 GHz Low Power Multi-phase PLL Using Phase Interpolation between Two Complementary Clocks |
Jin, Xuefan
(College of Information & Communication Engineering, Sungkyunkwan University)
Bae, Jun-Han (Samsung Electronics) Chun, Jung-Hoon (College of Information & Communication Engineering, Sungkyunkwan University) Kim, Jintae (Electronics Engineering Department, Konkuk University) Kwon, Kee-Won (College of Information & Communication Engineering, Sungkyunkwan University) |
1 | Rainer Kreienkamp, Ulrich Langmann, Christoph Zimmermann, Takuma Aoyama, and Hubert Siedhoff, "A 10-Gb/s CMOS clock and data recovery circuit with an analog phase interpolator," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 0018-9200, March 2005. |
2 | Thomas Toifl, Christian Menolfi, Peter Buchmann, Marcel Kossel, Thomas Morf, Robert Reutemann, Michael Ruegg, Martin Schmatz, "A 0.94ps-RMSjitter 0.016mm2 2.5GHz multi-phase generator PLL with digitally programmable phase shift for 10Gb/s serial links," IEEE J. Solid-State Circiuts, vol. 40, no. 12, pp. 2700-2712, Dec. 2005. DOI |
3 | Sungjoon Kim, Dongyun Lee, Young-Soo Park, Yongsam Moon, and Daeyun Shim, "A dual PFD rotating multi-phase PLL for 5Gbps PCI express Gen2 multi-lane serial link receiver in 0.13um CMOS," in IEEE Symposium on VLSI Circuits, Papers, pp. 234-235, 2007. |
4 | Jun-Han Bae, Kyoung-Ho Kim, Seok Kim, Kee- Won Kwon, Jung-Hoon Chun, "A low-power dual- PFD phase rotating PLL with a PFD controller for 5Gb/s serial links," in IEEE International Symposium on Circuits and Systems, Papers, pp. 2159-2162, 2012. |