EMI Issues in Pseudo-Differential Signaling for SDRAM Interface |
Jang, Young-Jae
(Department of Electronic and Electrical Engineering from POSTECH)
Yi, Il-Min (Department of Electronic and Electrical Engineering from POSTECH) Kim, Byungsub (Department of Electronic and Electrical Engineering from POSTECH) Sim, Jae-Yoon (Department of Electronic and Electrical Engineering from POSTECH) Park, Hong-June (Department of Electronic and Electrical Engineering from POSTECH) |
1 | N. Kim, J. Hwang, and SY. Kim, "EMI prediction of Slew-Rate Controlled I/O Bufferes by Full-Wave and Circuit Co-Simulation," Journal of Semiconductor Technology and Science (JSTS), Vol.14, No.4, pp.471-477, Aug., 2014. DOI ScienceOn |
2 | A. Singh, D. Carnelli, and A. Falay et al., "A Pinand Power-Efficient Low-Latency 8-to- 12Gb/s/wire 8b8w-Coded SerDes Link for High-Loss Channels in 40nm Technology Anant," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2014, pp. 442-443. |
3 | Y.-J. Jang, I.-M. Yi, B. Kim, J.-Y. Sim, and H.-J. Park, "EMI issues in pseudo-differential signaling for SDRAM interface," Korean Conf. on Semiconductors, Feb., 2015. |
4 | K.-H. Seong, J.-H. Lim, B. Kim, J.-Y. Sim, and H.-J. Park, "Verilog Modeling of Transmission Line for USB 2.0 High-Speed PHY Interface," Journal of Semiconductor Technology and Science (JSTS), Vol.14, No.4, pp.463-470, Aug., 2014. DOI ScienceOn |
5 | Constantine A. Balanis, Antenna theory : analysis and design. New York: wiley, c1997. |
6 | Aaronia PBS2 ProbeSet manual : ProbeSet-KR.pdf |
![]() |