1 |
J. T. Smith, C. Sandow, S. Das, R.A. Minamisawa, S. Mantl, and J. ppenzeller, "Silicon Nanowire Tunneling Field-Effect Transistor Arrays: Improving Subthreshold Performance Using Excimer Laser Annealing", IEEE Transactions on Electron Devices, Vol. 58, no. 7 pp. 1822 - 1829, July 2011.
DOI
ScienceOn
|
2 |
G. Han, Y. S. Yee, P. Guo, Y. Yang, L. Fan, C. Zhan, and Y-C Yeo, "Enhancement of TFET performance using dopant profile-steepening implant and source dopant concentration engineering at tunneling junction", in Silicon Nanoelectronics Workshop (SNW), pp. 1 - 2. June 2010.
|
3 |
ATLAS User's guide, SILVACO International, Version 5.14.0.R, 2010.
|
4 |
R. Narang, M. Saxena, R. S. Gupta, and M. Gupta, "Dielectric Modulated Tunnel Field Effect Transistor-A Biomolecule Sensor", IEEE Electron Device Lett., vol. 33, no. 2, pp. 266-268, Feb 2012.
DOI
ScienceOn
|
5 |
K. E. Moselund, H. Ghoneim, M. T. Bjork, H. Schmid, S. Karg, E. Lortscher, W. Riess, and H. Riel, "Comparison of VLS grown Si NW tunnel FETs with different gate stacks", in ESSDERC, Sept. 2009, pp. 448 - 451.
|
6 |
R. Granzner, V. M. Polyakov, F. Schwierz, M. Kittler, and T. Doll, "On the suitability of DD and HD models for the simulation of nanometer double-gate MOSFETs", Physica E, vol. 19 (1-2), pp. 33-38, 2003.
DOI
ScienceOn
|
7 |
N. Arora, "MOSFET Models for VLSI circuit simulation Theory and Practice", Springer-Verlag Wien New York. Springer-Verlag New York, Inc. Secaucus, NJ, USA 1993.
|
8 |
Y. Yang, X. Tong, L. T. Yang, P. F. Guo, L. Fan and Y. C. Yeo, "Tunneling field-effect transistor: capacitance components and modeling", IEEE Electron Device Lett., Vol. 31, no. 7, pp.752-4, July 2010
DOI
ScienceOn
|
9 |
A. Pal, A. B. Sachid, H. Gossner, and V. R. Rao, "Insights into device design Insights Into the Design and Optimization of Tunnel-FET Devices and Circuits", IEEE Trans. Electron Devices, Vol. 58, no. 4, pp. 1045 - 1053, Apr. 2011.
DOI
ScienceOn
|
10 |
I. M. Kang, J.-S. Jang, and W. Y. Choi, "Radio Frequency Performance of Hetero-Gate-Dielectric Tunneling Field-Effect Transistors", Jpn. J. Appl. Phys., vol. 50, pp. 124301, Nov. 2011.
DOI
|
11 |
Th. Nirschl, P.-F.Wang, C. Weber, J. Sedlmeir, R. Heinrich, R. Kakoschke, K. Schrufer, J. Holz, C. Pacha, T. Schulz, M. Ostermayr, A. Olbrich, G. Georgakos, E. Ruderer, W. Hansch, and D. Schmitt-Landsiedel, "The tunneling field effect transistor (TFET) as an add-on for ultra-lowvoltage analog and digital processes", in IEDM Tech. Dig., 2004, pp. 195 - 198.
|
12 |
E. H. Toh, G. H. Wang, L. Chan, G. Y. Samudra, and C. Yeo, "Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon-germanium source heterojunction", Appl. Phys. Lett., vol. 91 no. 24, pp. 243505, 2007.
DOI
ScienceOn
|
13 |
Y. Gao, S. O. Koswatta, D. E. Nikonov, and M. S. Lundstrom, "p-i-n Tunnel FETs vs. n-i-n MOSFETs: Performance Comparison from Devices to Circuits", in arXiv:1001.5247v1.
|
14 |
W. Y. Choi, B. G. Park, J. D. Lee, and T. J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec", IEEE Electron Device Lett., vol. 28, no. 8, pp. 743- 45, Aug. 2007.
DOI
ScienceOn
|
15 |
V. Nagavarapu, R. Jhaveri, and J. C. S. Woo, "The Tunnel Source (PNPN) n MOSFET: A Novel High Performance Transistor," IEEE Trans. Electron Devices, vol. 55, no. 4, pp. 1013-1019, Apr. 2008.
DOI
ScienceOn
|
16 |
J-S. Jang and W. Y. Choi, "Ambipolarity Characterization of Tunneling Field-Effect Transistors", in Silicon Nanoelectronics Workshop (SNW), 2010 June 2010, pp. 1 - 2.
|
17 |
J. Singh, K. Ramakrishnan, S. Mookerjea, S. Datta, N. Vijaykrishnan, and D. Pradhan, "A novel Si-Tunnel FET based SRAM design for ultra lowpower 0.3V VDD applications", Asia and South Pacific Design Automation Conference (ASP-DAC), 2010, pp. 181 - 186.
|
18 |
Y. Hong, Y. Yang, L. Yang, G. Samudra, C.-H Heng, and Y-C. Yeo; "SPICE Behavioral Model of the Tunneling Field-Effect Transistor for Circuit Simulation", IEEE Trans. Circuits and Systems II Express Briefs, Vol. 56, no. 12, pp. 946-950, Dec. 2009.
DOI
ScienceOn
|
19 |
Y. Khatami and K. Banerjee, "Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low- Power and Energy-Efficient Digital Circuits", IEEE Trans. Electron Devices, vol. 56 no. 11, pp. 2752- 61, Nov. 2009.
DOI
ScienceOn
|
20 |
A. Florakis, N. Misra, C. Grigoropoulos, K. Giannakopoulos, A. Halimaoui, and D. Tsoukalas, "Non-melt laser annealing of plasma implanted boron for ultra shallow junctions in silicon," Mater. Sci. Eng.B, vol. 154/155, pp. 39-42, Dec 2008.
DOI
ScienceOn
|
21 |
J. Zhuge, A. S. Verhulst, W. G. Vandenberghe, W. Dehaene, R. Huang, Y. Wang and G. Groeseneken, "Digital-circuit analysis of short-gate tunnel FETs for low-voltage applications", Semicond. Sci. Technol., vol. 26, pp. 085001-085008
|
22 |
W. Y. Choi and W. Lee, "Hetero-Gate-Dielectric Tunneling Field-Effect Transistors", IEEE Trans. Electron Devices, Vol. 57 no. 9, pp. 2317-2319, Sept 2010.
DOI
ScienceOn
|
23 |
K. Boucart, and A. M. Ionescu, "Double-Gate Tunnel FET With High- Gate Dielectric", IEEE Trans. Electron Devices, Vol. 54, no.7, pp. 1725 - 1733, July 2007.
DOI
ScienceOn
|
24 |
A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Tunnel field-effect transistor without gate-drain overlap", Appl. Phys. Lett., Vol. 91, pp. 053102, 2007.
DOI
ScienceOn
|
25 |
S. Cho, M-C. Sun, G. Kim, T. I. Kamins, B.-G. Park, and J. S. Harris, Jr., "Design Optimization of a Type-I Heterojunction Tunneling Field-Effect Transistor (I-HTFET) for High Performance Logic Technology," J. Semiconductor Technology and Science, vol. 11, no. 3, pp. 182-189, Sep. 2011.
DOI
ScienceOn
|
26 |
S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, "Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation", IEEE Trans. Electron Devices, vol. 56, no. 9, pp. 2092-98, Sept. 2009.
DOI
ScienceOn
|
27 |
A. Mallik and A. Chattopadhyay, "Drain- Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the Channel", IEEE Trans. Electron Devices, vol. 58, no. 12, pp. 4250 - 4257, Dec. 2011.
DOI
ScienceOn
|
28 |
https://nanohub.org/tools/pete (Purdue Emerging Technology Evaluator)
|
29 |
S. Cho, J. S. Lee, K. R. Kim, B.-G. Park, J. S. Harris, and I.M. Kang, "Analyses on Small-Signal Parameters and Radio-Frequency Modeling of Gate-All-Around Tunneling Field-Effect Transistors", IEEE Trans. Electron Devices, vol. 58, no. 12, pp. 4164 - 4171, Dec. 2011
DOI
ScienceOn
|
30 |
R. J. Baker, H. W. Li, D. E. Boyce, "CMOS Circuit Design, Layout and Simulation, IEEE Press, PHI, 2000
|
31 |
C. Augustine, A. Raychowdhury, Y. Gao, M. Lundstrom, and K. Roy, "PETE: A device/circuit analysis framework for evaluation and comparison of charge based emerging devices", in International Symposium on Quality of Electronic Design (ISQED), 2009 pp. 80 - 85.
|
32 |
F. Mayer, C. L. Royer, J. F. Damlencourt, K. Romanjek, F. Andrieun, C. Tabone, B. Previtali and S. Deleonibus, "Impact of SOI, and GeOI substrates on CMOS compatible tunnel FET performance", in IEDM Tech. Dig., 2008, pp. 1-5.
|
33 |
O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field-effect transistors using strainedsilicon/ strained germanium type II staggered heterojunctions", IEEE Electron Device, Lett., vol. 29, no. 9, pp. 1074-77, Sept. 2008.
DOI
ScienceOn
|
34 |
N. Patel, A. Ramesha, and S. Mahapatra, "Drive current boosting of n-type tunnel FET with strained SiGe layer at source", Microelectronics Journal, vol. 39, no. 3, pp. 1671-1677, 2008.
DOI
ScienceOn
|
35 |
T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, "Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and <60mV/dec subthreshold slope", in IEDM Tech. Dig., 2008, pp.1 -3.
|
36 |
S. Mookerjea and S. Datta, "Comparative Study of Si, Ge and InAs Based Steep Subthreshold Slope Tunnel Transistors for 0.25V Supply Voltage Logic Applications", 66th Device Research Conference (DRC), Jun. 2008, pp. 47-48.
|