1 |
G. D. J. Smit, A. J. Scholten, R. M. T. Pijper, R. van Langevelde, L. F. Tiemeijer, and D. B. M. Klaassen, "Experimental demonstration and modeling of excess RF noise in sub-100-nm CMOS technologies," IEEE Electron Device Lett., vol. 31, pp. 884-886, Aug. 2010.
DOI
ScienceOn
|
2 |
The Mosis Service, http://www.mosis.com/requests /test-data, Dec. 2012.
|
3 |
A. J. Scholten, R. van Langevelde, L. F. Tiemeijer, and D. B. M. Klaassen, "Compact modeling of noise in CMOS," Proc. of the IEEE Custom Integrated Circuits Conference, pp. 711-716, Sep. 2006.
|
4 |
W. Liu, et al., BSIM3v3.3 MOSFET Model User's Manual. University of California, Berkeley, 2005.
|
5 |
Y. Cheng and C. Hu, MOSFET Modeling & BSIM3 User's Guide. Kluwer Academic Publishers, 1999.
|
6 |
Z. Li, J. Ma, Y. Ye, and M. Yu, "Compact channel noise models for deep-submicron MOSFETs," IEEE Trans. Electron Devices, vol. 56, pp. 1300- 1308, June 2009.
DOI
ScienceOn
|
7 |
Y. Cheng, M. C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P. K. Ko, and C. Hu, "A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation," IEEE Trans. Electron Devices, vol. 44, pp. 277-287, Feb. 1997.
DOI
ScienceOn
|
8 |
D. P. Triantis, A. N. Birbas, and D. Kondis, "Thermal noise modeling for short-channel MOSFET's," IEEE Trans. Electron Devices, vol. 43, pp. 1950-1954, Nov. 1996.
DOI
ScienceOn
|
9 |
C. C. Enz and E. A. Vittoz, Charge-based MOS Transistor Modeling. John Wiley & Sons, 2006.
|
10 |
A. van der Ziel, Noise in Solid State Devices and Circuits. John Wiley & Sons, 1986.
|
11 |
M. Lundstrom, Fundamentals of Carrier Transport. Addison-Wesley, 1990.
|
12 |
A. S. Roy and C. C. Enz, "Compact modeling of thermal noise in the MOS transistor," IEEE Trans. Electron. Devices, vol. 52, pp. 611-614, Apr. 2005.
DOI
ScienceOn
|
13 |
N. Arora, MOSFET Models for VLSI Circuit Simulation. Springer-Verlag, 1993.
|
14 |
C. Enz, "An MOS transistor model for RF IC design valid in all regions of operation," IEEE Trans. Microwave Theory Tech., vol. 50, pp. 342- 359, Jan. 2002.
DOI
ScienceOn
|
15 |
J.-S. Goo, C.-H. Choi, F. Danneville, E. Morifuji, H. S. Momose, Z. Yu, H. Iwai, T. H. Lee, and R. W. Dutton, "An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs," IEEE Trans. Electron. Devices, vol. 47, pp. 2410-2419, Dec. 2000.
DOI
ScienceOn
|
16 |
R. P. Jindal, "Distributed substrate resistance noise in fine-line NMOS field-effect transistors," IEEE Trans. Electron. Devices, vol. 32, pp. 2450-2453, Nov. 1985.
DOI
|
17 |
J.-S. Goo, S. Donati, C.-H. Choi, Z. Yu, T. H. Lee, and R. W. Dutton, "Impact of substrate resistance on drain current noise in MOSFETs," in Proc. Int. Conf. SISPAD, pp. 182-185, Sep. 2001.
|
18 |
B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of distributed gate resistance on the performance of MOS devices," IEEE Trans. Circuits and Systems I, vol. 41, pp. 750-754, Nov. 1994.
DOI
ScienceOn
|
19 |
C. Jungemann, T. Grasser, B. Neinhuus, and B. Meinerzhagen, "Failure of moments-based transport models in nanoscale devices near equilibrium," IEEE Trans. Electron. Devices, vol. 52, pp. 2404-2408, Nov. 2005.
DOI
ScienceOn
|
20 |
E. Abou-Allam and T. Manku, "A small-signal MOSFET model for radio frequency IC applications," IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst., vol. 16, pp. 437-447, May 1997.
DOI
ScienceOn
|
21 |
A. J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, A. T. A. Zegers-van Duijnhoven, and V. C. Venezia, "Noise modeling for RF CMOS circuit simulation," IEEE Trans. Electron Devices, vol. 50, pp. 618-632, Mar. 2003.
DOI
ScienceOn
|
22 |
C. H. Chen and M. J. Deen, "Channel noise modeling of deep submicron MOSFETs," IEEE Trans. Electron Devices, vol. 49, pp. 1484-1487, Aug. 2002.
DOI
ScienceOn
|
23 |
K. Han, H. Shin, and K. Lee, "Analytical drain thermal noise current model valid for deep submicron MOSFETs," IEEE Trans. Electron Devices, vol. 51, pp. 261-269, Feb. 2004.
DOI
ScienceOn
|
24 |
S. Asgaran, M. J. Deen, and C. H. Chen, "Analytical modeling of MOSFETs channel noise and noise parameters," IEEE Trans. Electron Devices, vol. 51, pp. 2109-2114, Dec. 2004.
DOI
ScienceOn
|
25 |
A. S. Roy and C. C. Enz "An analytical thermal noise model of the MOS transistor valid in all modes of operation," Proc. of the Int. Conf. on Noise and Fluctuations, vol. 780, pp. 741-744, Sep. 2005.
|
26 |
S. Andersson and C. Svensson, "Direct experimental verification of shot noise in short channel MOS transistors," Electronics Letters, vol. 41, pp. 869-871, Jul. 2005.
DOI
ScienceOn
|
27 |
J. P. Nougier, "Fluctuations and noise of hot carriers in semiconductor materials and devices," IEEE Trans. Electron. Devices, vol. 41, pp. 2034- 2049, Nov. 1994.
DOI
ScienceOn
|
28 |
M. A. Omar and L. Reggiani, "Drift and diffusion of charge carriers in silicon and their empirical relation to the electric field," Solid-State Electronics, vol. 30, pp. 693-697, Jul. 1987.
DOI
ScienceOn
|
29 |
Z. H. Liu, C. Hu, J. H. Huang, T. Y. Chan, M. C. Jeng, and P. K. Ko, "Threshold voltage model for deep-submicrometer MOSFET's," IEEE Trans. Electron. Devices, vol. 40, pp. 86-95, Jan. 1993.
DOI
ScienceOn
|
30 |
C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications," Analog Integrated Circuits and Signal Processing, vol. 8, pp. 83-114, July 1995.
DOI
|
31 |
A.-S. Porret and C. C. Enz, "Non-quasi-static (NQS) thermal noise modelling of the MOS transistor," IEE Proc. Circuits Devices Syst., vol. 151, pp. 155-166, Apr. 2004.
DOI
ScienceOn
|
32 |
S. H. Jen, B. J. Sheu, and Y. Oshima, "A unified approach to submicron DC MOS transistor modeling for low-voltage ICs," Analog Integrated Circuits and Signal Processing, vol. 12, pp. 107- 118, Feb. 1997.
DOI
|
33 |
J. Jeon, B.-G. Park, J. D. Lee, and H. Shin, "Analytical noise parameter model of short-channel RF MOSFETs," Journal of Semiconductor Technology and Science, vol. 7, pp. 88-93, June 2007.
DOI
ScienceOn
|
34 |
F. Bonani and G. Ghione, Noise in Semiconductor Devices. Springer-Verlag, 2001.
|
35 |
Y. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor. Oxford University Press, 2011.
|
36 |
S. D. Yu, "Design of CMOS op amps using adaptive modeling of transistor parameters," Journal of Semiconductor Technology and Science, vol. 12, pp. 75-87, Mar. 2012.
DOI
ScienceOn
|