| 1 |
Kranti A., Haldar S., Gupta R.S., "Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET", Microelectronic Engineering, Vol.56, pp.241-259, 2001.
DOI
ScienceOn
|
| 2 |
Chiang T.K., "A new two-dimensional threshold voltage model for cylindrical, fully-depleted, surrounding gate (SG) MOSFETs", Microelectronics Reliability, Vol.47, pp.379-383, 2007.
DOI
ScienceOn
|
| 3 |
Murray R. Spiegel, John Liu, Mathematical Handbook of Formulas and Tables, p.33, 1968, 2nd ed., McGraw-Hill
|
| 4 |
Suh C.H., "A simple analytical model for the front and back gate threshold voltages of a fully-depleted asymmetric SOI MOSFET", Solid State Electronics, Vol.52, pp.1249-1255, 2008.
DOI
ScienceOn
|
| 5 |
Suh C.H., "Analytical model for deriving the threshold voltages of a short gate SOI MESFET with vertically non-uniformly doped silicon film", IET Circuits, Devices, and Systems, Vol.4, No.6, pp.525-530, 2010.
DOI
ScienceOn
|
| 6 |
Nitayama H., Takato H., Okabe N., Sunouchi K., Hieda K., Horiguchi F., Masuoka F., "Multi-pillar surrounding gate transistor (M-SGT) for compact and high speed circuits," IEEE Trans. Electron Devices, Vol.38, pp.579-583, 1991.
DOI
ScienceOn
|
| 7 |
Miyano S., Hirose M., Masuoka F., "Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)", IEEE Trans. Electron Devices, Vol.39, pp.1876-1881, 1992.
DOI
ScienceOn
|
| 8 |
Watanabe S., Tsuchida K., Takashima D., Oowaki T., Nitayama A., Hieda K., Takato H., Sunouchi K., Horiguchi F., Ohuchi K., Masuoka F., Hara H., "A novel circuit technology with surround gate transistors (SGT) for ultra-high density DRAM's", IEEE J. Solid State Circuits, Vol.30, pp.960-971, 1995.
DOI
ScienceOn
|
| 9 |
Endoh T., Nakamura T., Masuoka F., "An accurate model of fully-depleted surrounding gate transistor (FD-SGT)", IEICE Trans. Electron., Vol.E80-C, pp.905-910, 1997.
|
| 10 |
Endoh T., Nakamura T., Masuoka F., "An analytical steady-state current-voltage characteristics of a short channel fully depleted surrounding gate transistor (FD-SGT)", IEICE Trans. Electron., Vol.E80, pp.911-917, 1997.
|
| 11 |
Auth C.P., Plummer J.D., "Scaling theory for cylindrical, fully-depleted, surrounding gate MOSFET's", IEEE Electron Device Lett., Vol.18, No.2, pp.74-76, 1997.
DOI
ScienceOn
|
| 12 |
Jang S.L., Liu S.S., "An analytical surrounding gate MOSFET model", Solid State Electronics, Vol.42, No.5, pp.721-726, 1998.
DOI
ScienceOn
|
| 13 |
Oh S.H., Monroe D., Hergenrother J.M., "Analytic description of short-channel effects in fullydepleted double-gate and cylindrical, surroundinggate MOSFETs", IEEE Electron Device Lett., Vol.21, No.9, pp.445-447, 2000.
DOI
ScienceOn
|
| 14 |
Takato H., Sunouchi K., Okabe N., Nitayama A., Hieda K., Horiguchi F., Masuoka F., "Impact of surrounding gate transistor (SGT) for ultra high density LSIs," IEEE Trans. Electron Devices, Vol.38, pp.573-578, 1991.
DOI
ScienceOn
|
| 15 |
Kranti A., Haldar S., Gupta R.S., "An accurate 2D analytical model for short channel thin film fully depleted cylindrical/surrounding gate (CGT/SGT) MOSFET", Microelectronics Journal, Vol.32, pp.305-313, 2001.
DOI
ScienceOn
|
| 16 |
Takato H., Sunouchi K., Okabe N., Nitayama A., Hieda K., Horiguchi F., Masuoka F., "High performance CMOS surrounding gate transistor (SGT) for ultra high density LSI's," IEDM Tech. Dig., pp.222-225, 1998.
|
| 17 |
Sunouchi K., Takato H., Okabe N., Yamada T., Ozaki T., Inoue S., Hashimoto K., Hieda K., Nitayama A., Horiguchi F., Masuoka F., "A surrounding gate transistor (SGT) cell 64/256 Mbit DRAMs," IEDM Tech. Dig., p.23, 1989.
|
webmaster
