Browse > Article
http://dx.doi.org/10.5573/JSTS.2010.10.4.282

A 67.5 dB SFDR Full-CMOS VDSL2 CPE Transmitter and Receiver with Multi-Band Low-Pass Filter  

Park, Joon-Sung (Department of Electronic Engineering, Konkuk University)
Park, Hyung-Gu (Department of Electronic Engineering, Konkuk University)
Pu, Young-Gun (Department of Electronic Engineering, Konkuk University)
Lee, Kang-Yoon (Department of Electronic Engineering, Konkuk University)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.10, no.4, 2010 , pp. 282-291 More about this Journal
Abstract
This paper presents a full-CMOS transmitter and receiver for VDSL2 systems. The transmitter part consists of the low-pass filter, programmable gain amplifier (PGA) and 14-bit DAC. The receiver part consists of the low-pass filter, variable gain amplifier (VGA), and 13-bit ADC. The low pass filter and PGA are designed to support the variable data rate. The RC bank sharing architecture for the low pass filter has reduced the chip size significantly. And, the 80 Msps, high resolution DAC and ADC are integrated to guarantee the SNR. Also, the transmitter and receiver are designed to have a wide dynamic range and gain control range because the signal from the VDSL2 line is variable depending on the distance. The chip is implemented in 0.25 ${\mu}m$ CMOS technology and the die area is 5 mm $\times$ 5 mm. The spurious free dynamic range (SFDR) and SNR of the transmitter and receiver are 67.5 dB and 41 dB, respectively. The power consumption of the transmitter and receiver are 160 mW and 250 mW from the supply voltage of 2.5 V, respectively.
Keywords
Transmitter; receiver; VDSL2; ADC; DAC; SFDR; SNR;
Citations & Related Records

Times Cited By SCOPUS : 2
연도 인용수 순위
1 B. K. Ahuja, et al, “An improved frequency compensation technique for CMOS operational amplifiers,” IEEE J. Solid-State Circuits, Vol.18, No.12, pp.629-633, Dec. 1983.   DOI   ScienceOn
2 Y. P. Tsividis, et al, “Integrated continuous-time filter design-An overview,” IEEE J. Solid-State Circuits, Vol.29, No.3, pp.166-176, Mar. 1994.   DOI   ScienceOn
3 Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw Hill, 1996.
4 Behzad Razavi, “Princliples of Data Conversion System Design,” IEEE Press, 1995.
5 Asymmetric Digital Subscriber Line (ADSL) Transceivers - Extended Bandwidth ADSL2 (ADSL2+), ITU-T Recommendation G.992.5, 2005.
6 S.-S. Lee, et al, “Integration and system design trends of ADSL analog front ends and hybrid line interfaces,” in Proc. CICC, May 2002, pp.37-44.
7 S. Oswal, et al, “An integrated ADSL CPE analog front-end in a $0.13-{\mu}m$ CMOS SoC,” in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp.404-405.
8 R. Hogervorst, et al, “A 3 V CMOS quad-spectrum ADSL CPE analog front-end with 5 V integrated line driver,” in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp.406-407.
9 Y.S. Kim, et al, “A Design of Full-CMOS VDSL2 Receiver in $0.25-{\mu}m$ CMOS process,” in Proc. ISOCC, Nov. 2008, pp. 334-337.
10 Rolf Schaumann, et al, “Design of Analog Filters,” Oxford University Press, 2001.
11 L. Toth, et al, “General results for resistive noise in active RC and MOSFET-C filters,” IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., Vol.42, No.12, pp.785-793, Dec. 1995.   DOI   ScienceOn
12 Kang-Yoon Lee, et al, “Full-CMOS 2-GHz WCDMA Direct Conversion Transmitter and Receiver”, IEEE Journal of Solid-State Circuits, Vol.38, No.1, pp.43-53, Jan 2003.   DOI   ScienceOn
13 YoungGun Pu, et al, “A CMOS baseband complex bandpass filter with a new automatic tuning method for PHS application”, ESSCIRC 2007, September, 2007.