Browse > Article
http://dx.doi.org/10.5573/JSTS.2009.9.1.008

Timing Analysis of Discontinuous RC Interconnect Lines  

Kim, Tae-Hoon (Department of Electrical and Computer Engineering, Hanyang University)
Song, Young-Doo (Department of Electrical and Computer Engineering, Hanyang University)
Eo, Yung-Seon (Department of Electrical and Computer Engineering, Hanyang University)
Publication Information
JSTS:Journal of Semiconductor Technology and Science / v.9, no.1, 2009 , pp. 8-13 More about this Journal
Abstract
In this paper, discontinuous interconnect lines are modeled as a cascaded line composed of many uniform interconnect lines. The system functions of respective uniform interconnect lines are determined, followed by its time domain response. Since the time domain response expression is a transcendental form, the waveform expression is reconfigured as an approximated linear expression. The proposed model has less than 2% error in the delay estimation.
Keywords
Interconnect modeling; RC intercomnects; transmission lines;
Citations & Related Records

Times Cited By SCOPUS : 0
연도 인용수 순위
  • Reference
1 L. T. Pileggi, "Timing metrics for physical design of deep submicron technologies," in Proc. Int. Symp. Physical Design, Apr. 1998, pp. 28-33   DOI
2 B. Tutuianu, F. Dartu, and L. Pileggi, "Explicit RCcircuit delay approximation based on the first three moments of the impulse response," in Proc. IEEE/ ACM Design Automation Conf., June 1996, pp. 611- 616
3 G. Zhou, Li Su, D. Jin, and L. Zeng, "A delay modelfor interconnect trees based on ABCD matrix," in Proc. ASP-DAC, 2008, pp. 510-513
4 P. R. O''Brien and T. L. Savarino, "modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. ICCAD, Nov. 1989, pp. 512-515
5 M. Celik, L. Pileggi, and A. Odabasioglu, IC interconnect analysis. Kluwer Academic Publishers, 2002
6 A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE T-CAD, pp. 645-654, 1998   DOI   ScienceOn
7 L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352–366, Apr. 1990   DOI   ScienceOn
8 A. Deutsch, et al., "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, vol. 89, no. 4, pp. 529-555, Apr. 2001   DOI   ScienceOn
9 J. Hart, et al., "Implementation of a fourth generation 1.8GHz dual-Core SPARC V9 microprocessor," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 210-218, Jan. 2006   DOI   ScienceOn
10 T. Lin, E. Acar, and L. T. Pilleggi, "h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response," in Tech, Dig. 1998 ACM/IEEE int. Conf. on Computer- Aided Design, Nov. 1998, pp. 19-24
11 T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI''s," IEEE Trans. Electron Devices, vol. 40, no.1, pp.118- 124, Jan. 1993   DOI   ScienceOn
12 S. Shin, Y. Eo, W. R. Eisenstadt, and J. Shim, "Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects," IEEE Trans. VLSI Syst., vol. 12, pp. 395-407, Apr. 2004   DOI   ScienceOn
13 A. J. Bhavnagarwala, J. A. Davis, and J. D. Meindl, "Generic models for interconnect delay across arbitrary wire-tree networks," in Proc. Interconnect Technol. Conf., 2000, pp. 129-131
14 "International Technology Roadmap for Semiconductors," SIA Rep., 2006
15 B. Chen, H. Z. Yang, et al., "Stable ingterconnect RC model via matching the first two moments," Communications, Circuits, and Systems and West Sion Exposisions, vol. 2, pp. 1330-1333, 2002
16 C. J. Alpert, A. Devgan, and C. Kashyap, "A two moment RC delay metric for performance optimization," in Proc. Int. Sym. Physical Design, Apr. 2000, pp. 69-74   DOI