A Continuously Tunable LC-VCO PLL with Bandwidth Linearization Techniques for PCI Express Gen2 Applications |
Rhee, Woo-Geun
(IBM Thomas J. Watson Research Center)
Ainspan, Herschel (IBM Thomas J. Watson Research Center) Friedman, Daniel J. (IBM Thomas J. Watson Research Center) Rasmus, Todd (IBM, Research Triangle Park) Garvin, Stacy (IBM, Research Triangle Park) Cranford, Clay (IBM, Research Triangle Park) |
1 | PCI Express Base Specification 2.0, Revision 0.7, PCI-SIG, 2005 |
2 | M. Li, A. Martwick, G. Talbot, and J. Wilstrup, "Transfer functions for the reference clock jitter in a serial link: Theory and applications," in Proc. International Test Conference (ITC), pp.1158-1167, Oct. 2004 |
3 | S. Gierkink, D. Li, R. Frye, and V. Boccuzzi, "A 3.5 GHz integer-N PLL with dual on-chip loop filters and VCO tune ports for fast low-IF/zero-IF LO switching in an 802.11 transceiver," in Proc. IEEE CICC, pp. 629-632, Sept. 2004 |
4 | R. Nonis, N. Da Dalt, P. Palestri, and L. Selmi, "Modeling, design, and characterization of a new low jitter analog dual tuning LC-VCO PLL architecture," IEEE Journal of Solid-State Circuits, Vol.40, pp.1303-1309, June 2005 DOI ScienceOn |
5 | F. Herzel, G. Fischer, and H. Gustat, "An integrated CMOS RF synthesizer for 802.11a wireless LAN," IEEE J. of Solid-State Circuits, Vol.38, pp. 1767-1770, Oct. 2003 DOI ScienceOn |
6 | S. Sidiropoulous and M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. of Solid-State Circuits, Vol.32, pp.1683-1692, Nov. 1997 DOI ScienceOn |
7 | W. Rhee et al., "A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop," in Proc. Custom Integrated Circuits Conf., pp.81-84, Sept. 2003 |
8 | T.-H. Lin and W. Kaiser, "A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE Journal of Solid-State Circuits, Vol.36, pp.424-431, Mar. 2001 DOI ScienceOn |
9 | Y. Moon, Y. Park, N. Kim, G. Ahn, H. Shin, and D.-K. Jeong, "A quad 0.6-3.2Gb/s/channel interference- free CMOS transceiver for backplane serial link," IEEE Journal of Solid-State Circuits, Vol.39, pp.795-803, May 2004 DOI ScienceOn |
10 | M. Perrott, CppSim behavioral simulator, http:// www-mtl.mit.edu/researchgroups/perrottgroup/tool s.html |
11 | H. Noguchi, T. Tateyama, M. Okamoto, H. Uchida, M. Kimuar, and K. Takashi, "A 9.9G-10.8 Gb/s rateadaptive clock and data recovery with no external reference clock for WDM optical fiber transmission," in IEEE ISSCC Dig. Tech. Papers, pp.252-253, Feb. 2002 |
12 | W. Wilson, U.-K. Moon, K. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE Journal of Solid-State Circuits, Vol.35, pp. 1436-1444, Oct. 2000 |
13 | B. Soltanian, H. Ainspan, W. Rhee, D. Friedman, and P. Kinget, "An ultra compact differentially tuned 6 GHz CMOS LC VCO with dynamic common-mode feedback," in Proc. IEEE CICC, pp.671-674, Sept. 2006 |
14 | A. Loke, et al., "A versatile 90-nm CMOS chargepump PLL for SerDes transmitter clocking," IEEE J. of Solid-State Circuits, Vol.41, pp.1894-1907, Aug. 2006 DOI ScienceOn |
15 | S. Williams, H. Thompson, M. Hufford, and E. Naviasky, "An improved CMOS ring oscillator PLL with less than 4ps RMS accumulated jitter" in Proc. IEEE CICC, pp.151-154, Sept. 2004 |
16 | Y. Koo, et al., "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems," IEEE Journal of Solid-State Circuits, Vol.37, pp.536-542, May 2002 DOI ScienceOn |