1 |
T. A. Riley, M. Copeland, and T. Kwasniewski, "Delta-Sigma Modulation in Fractional-N Frequency Synthesis," IEEE J. Solid-State Circuits, Vol.28, pp.553-559, May 1993
DOI
ScienceOn
|
2 |
S. Pamarti, L. Jansson, and I. Galton, "A Wideband 2.4-GHz Delta-Sigma Fractional-N PLL With 1-Mb/s In-Loop Modulation," IEEE J. Solid-State Circuits, Vol.39, pp.49-62, Jan. 2004
DOI
ScienceOn
|
3 |
Y.-C. Yang, S.-A. Yu, Y.-H. Liu, T. Wang, and S.- S. Lu, "A Quantization Noise Suppression Technique for Fractional-N Frequency Synthesizers," IEEE J. Solid-State Circuits, vol. 41, pp.2500-2511, Nov. 2006
DOI
ScienceOn
|
4 |
R. K. Henderson and O. J. A. P. Nys, "Dynamic Element Matching Techniques with Arbitrary Noise Shaping Function," in Proc. IEEE ISCAS, Vol.1, pp.293-296, May 1996
|
5 |
M. H. Perrott, M. D. Trott, and C. G. Sodini, "A Modeling Approach for Fractional-N Frequency Synthesizers Allowing Straightforward Noise Analysis," IEEE J. Solid-State Circuits, Vol.37, pp.839-849, Aug. 2002
|
6 |
M. Kozak and I. Kale, "A Pipelined Noise Shaping Coder for Fractional-N Frequency Synthesis," IEEE Trans. Instrum. Meas., Vol.50, pp.1153-1161, Oct. 2001
|
7 |
E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, "A 700-kHz Bandwidth Fractional Synthesizer With Spurs Compensation and Linearization Techniques for WCDMA Applications," IEEE J. Solid-State Circuits, Vol.39, pp. 1446-1454, Sep. 2004
DOI
ScienceOn
|
8 |
C.-H. Park, O. Kim, and B. Kim, "A 1.8 GHz Self- Calibrated Phase-Locked Loop with precise I/Q Matching," IEEE J. Solid-State Circuits, Vol.36, pp.777-783, May 2001
DOI
ScienceOn
|
9 |
C.-H. Heng, B.-B. Song, "A 1.8-GHz CMOS Fractional- N Frequency Synthesizer with Randomized Multiphase VCO," IEEE J. Solid-State Circuits, Vol.38, pp.848-854, June 2003
DOI
ScienceOn
|
10 |
M. Kozak and I. Kale, "Rigorous Analysis of Delta- Sigma Modulators for Fractional-N PLL Frequency Synthesis," IEEE Trans. Circuits Syst. I, Vol.51, pp.1148-1162, June 2004
DOI
ScienceOn
|
11 |
W. Rhee, B. Song, and A. Ali, "A l.l GHz CMOS Fractional-N Frequency Synthesizer with A 3-b Third-Order Modulator," IEEE J. Solid-State Circuits, Vol.35, pp.1453-1460, Oct. 2000
DOI
ScienceOn
|
12 |
T. Riley and J. Kostamovaara, "A Hybrid Fractional- N Frequency Synthesizer," IEEE Trans. Circuits Syst. II, Vol.50, pp.176-180, Apr. 2003
DOI
|
13 |
W. Rhee and A. Ali, "An On-Chip Phase Compensation Technique in Fractional-N Frequency Synthesis," in Proc. IEEE ISCAS, Vol.3, July 1999, pp.363-366
|
14 |
I. Galton, "Spectral Shaping of Circuit Errors in Digital-to-Analog Converters," IEEE Trans. Circuits Syst. II, Vol.44, pp.808-817, Oct. 1997
DOI
ScienceOn
|
15 |
B. De Muer and M. Steyaert, "A CMOS Monolithic -Controlled Fractional-N Frequency Synthesizer DCS-1800," IEEE J. Solid-State Circuits, Vol.37, pp.835-844, July 2002
DOI
ScienceOn
|
16 |
R. K. Henderson and O. J. A. P. Nys, "An Analysis of Dynamic Element Matching Techniques in Sigma- Delta Modulation," in Proc. IEEE ISCAS, Vol.1, pp.231-234, May 1996
|
17 |
S. E. Meninger and M. H. Perrott, "A Fractional-N Frequency Synthesizer Architecture Utilizing a Mismatch Compensated PFD/DAC Structure for Reduced Quantization-Induced Phase Noise," IEEE Trans. Circuits Syst. II, Vol.50, pp.839-849, Nov. 2003
DOI
|