1 |
R. Katsumata, N. Tsuda, J. Idebuchi, M. Kondo, N. Aoki, S. Ito, K. Yahashi, T. Satonaka, M. Morikado, M. Kito, M. Kido, T. Tanaka, H. Aochi, and T. Hamamoto, "Fin-Array-FET on bulk silicon for sub-100 nm trench capacitor DRAM," in VLSI Symp. Tech. Dig., pp. 61-62, 2003
|
2 |
C. H. Lee, J. M. Yoon, C. Lee, H. M. Yang, K. N. Kim, T. Y. Kim, H. S. Kang, Y. J. Ahn, D. G. Park, and K. N. Kim, "Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond," in VLSI Symp. Tech. Dig., pp. 130-131, 2004
|
3 |
Y. S. Kim, S. H. Lee, S. H. Shin, S. H. Han, J. Y. Lee, J. W. Lee, J. Han, S. C. Yang, J. H. Sung, E. C. Lee, B. Y. Song, D. J. Lee, D. I. Bae, W. S. Yang, Y. K. Park, K. H. Lee, B. H. Roh, T. Y. Chung, K. N. Kim, and W. S. Lee, "Local-damascene-FinFET DRAM integration with p+ doped poly-silicon gate technology for sub-60nm device generations," in IEDM Tech. Dig., pp.325-328, 2005
|
4 |
G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E. C. C. Kan, "FinFET design considerations based on 3-D simulation and analytical modeling," IEEE Trans. Electron Devices, vol. 49, no. 8, pp. 1411-1419, Aug. 2002
DOI
ScienceOn
|
5 |
S. P. Kim, W. J. Kim, J. W. Hyun, S. J. Byun, J. M. Koo, J. H. Lee, K. L. Cho, S. T. Lim, J. B. Park, I. K. Yoo, C. H. Lee, D. G. Park, and Y. D. Park, "Paired FinFET charge trap flash memory for vertical high density storage," in VLSI Symp. Tech. Dig., pp. 84-85, 2006
|
6 |
SILVACO International, ATLAS User's Manual, 2006. [Online]. Available: http://www.silvaco.com
|
7 |
K. H. Park, K. R. Han, Y. M. Kim, and J. H. Lee, "Gate workfunction engineering of bulk FinFETs for Sub-50 nm DRAM cell transistors," in SSDM, pp.138-139, 2006
|
8 |
S. M. Kim, E. J. Yoon, H. J. Jo, M. Li, C. W. Oh, S. Y. Lee, K. H. Yeo, M. S. Kim, S. H. Kim, D. U. Choe, J. D. Choe, S. D. Suk, D. W. Kim, D. G. Park, K. N. Kim, and B. I. Ryu, "A novel multichannel field effect transistor (McFET) on bulk Si for high performance sub-80nm application," in IEDM Tech. Dig., pp.639-642, 2004
|
9 |
D. H. Lee, B. C. Lee, I. S. Jung, T. J. Kim, Y. H. Son, S. G. Lee, Y. P. Kim, S. Y. Choi, U. I. Chung, and J. T. Moon, "Fin-channel-array transistor (FCAT) featuring sub-70nm low power and high performance DRAM," in IEDM Tech. Dig., pp. 407-410, 2003
|
10 |
K. H. Park and J. H. Lee, "Gate workfunction engineering of bulk FinFETs for Sub-50 nm DRAM cell transistors," IEEE Electron Device Lett., vol. 28, no. 2, pp.148-150, 2007
DOI
ScienceOn
|
11 |
R. Shirota, T. Endoh, M. Momodomi, R. Nakayama, S. Inoue, R. Kirisawa, and F. Masuoka, "An accurate model of subbreakdown due to band-to-band tunneling and its application," in IEDM Tech. Dig., pp.26-29, 1988
|
12 |
X. Huang, W. C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y. K. Choi, K. Asano, V. Subramanian, T. J. King, J. Bokor, and C. Hu, "Sub-50 nm p-channel FinFET," IEEE Trans. Electron Devices, vol. 48, no. 5, pp. 880-886, May. 2001
DOI
ScienceOn
|
13 |
C. Lee, J. M. Yoon, C. H. Lee, J. C. Park, T. Y. Kim, H. S. Kang, S. K. Sung, E. S. Cho, H. J. Cho, Y. J. Ahn, D. G. Park, K. N. Kim, and B. I. Ryu, "Enhanced data retention of damascene-finFET DRAM with local channel implantation and <100> fin surface orientation engineering," in IEDM Tech. Dig., pp.61-64, 2004
|
14 |
Y. S. Kim, S. H. Shin, S. H. Han, S. C. Yang, J. H. Sung, D. J. Lee, J. W. Lee, and T. Y. Chung, "Fabrication and electrical properties of local damascene FinFET cell array in sub-60nm feature sized DRAM," Journal of Semiconductor Technology and Science, vol. 6, no. 2, pp. 61-66, June. 2006
과학기술학회마을
|
15 |
L. Chang, S. Tang, T. J. King, J. Bokor, and C. Hu, "Gate length scaling and threshold voltage control of double-gate MOSFETs," in IEDM Tech. Dig., pp.719-722, 2000
|