1 |
Nihar R. Mohapatra, Madhav P. Desai, Siva.G.Narendra, V. Ramgopal Rao, 'Modeling of Parasitic Capacitances in Deep Sub-micrometer Conventional and High-K dielectric MOS Transistors' IEEE Transactions on Electron Devices, vol. 50, No.4, pp. 959-966, April 2003
DOI
ScienceOn
|
2 |
Nihar. R. Mohapatra, Madhav. P. Desai, Siva G. Narendra, V. Ramgopal Rao, 'The Impact of High-K Gate Dielectrics on Sub 100nm CMOS Circuit Performance', Proceedings of 31st European Solid-State Device Research Conference (ESSDERC), 11 - 13 September 2001, Nuremberg, Germany, September, 2001
|
3 |
G. C. F. Yeap, 'Fringing Induced Barrier Lowering in sub-100nm MOSFETs with High-K gate dielectrics', Electronic Letters, Vol. 34, p. 1150, 1997
DOI
ScienceOn
|
4 |
D. L. Kencke, W. Chen, H. Wang, S. Mudanai, Q. Ouyang, A. Tasch and S. K. Banerjee, 'Source-side barrier effects with High-K dielectrics in 50nm MOSFETs', Device Research Conference Digest, p. 22, 1999
DOI
|
5 |
User's manual for MEDICI 2-Dimensional Device Simulation, AVANT Corporation, USA, 2000
|
6 |
International Technology Roadmap for Semiconductors (SIA, San Jose, CA) http://public.itrs.net, 2001
|
7 |
Madhav P. Desai, 'An efficient implementation of 3-D capacitance extractor, CAPEM', [Online], Available: http://www.ee.iitb.ac.in/~microel/download
|
8 |
T. Sugii, Y. Mamiyama and K. Goto, 'Continued growth of in CMOS beyond 0.1 ', Solid State Electronics, Vol. 46, p. 329, 2002
DOI
ScienceOn
|
9 |
S. Suehele, E. M. Vogel, M. D. Edelstein, C. A. Richter, A. V. Nguyen and I. Levin,' Challenges of high-K gate dielectrics for future MOS devices', 6th International Symposium on PPID, p. 90, 2001
DOI
|
10 |
S. A. Campbell, D. C. Glimmer, X. C. Wang, M. T. Hsieh, H. S. Campbell, W. G. Glasdfelter and J. Yan, 'MOS transistors fabricated with high permittivity TiO2 gate dielectrics', IEEE Transaction on Electron Devices, Vol. 44, p. 104, 1997
DOI
ScienceOn
|
11 |
G. D. Wilk, R. M. Wallace and J. M. Anthony, 'High-K gate dielectrics: current status and material properties considerations', Journal of Applied Physics, Vol. 89, p. 5243, May 2001
DOI
ScienceOn
|
12 |
B. Cheng, M. Cao, V. Ramgopal Rao, A. Inani, P. V. Voorde, W. M. Greene, J. M. C. Stork, Z. Yu, P. M. Zaeitzoff and J. C. S Woo, 'The impact of High-K gate dielectrics and metal gate electrodes on sub-100nm MOSFETs', IEEE Transaction on Electron Devices, Vol. 46, p. 1537, 1999
DOI
ScienceOn
|
13 |
A.Inani, V.Ramgopal Rao, B.Cheng, and J.C.S. Woo, 'Gate Stack Architecture Analysis and Channel Engineering in Deep Sub-Micron MOSFETs', Japanese Journal of Applied Physics, Part 1, April 1999, vol.38, (no.4B): p. 2266-71
DOI
|
14 |
Nihar.R.Mohapatra, A.Dutta, G.Sridhar, Madhav.P.Desai and V.Ramgopal Rao 'Sub 100 nm CMOS Circuit Performance with High-K Gate Dielectrics' Microelectronics Reliability, Vol. 41, p.1045-1048, 2001
DOI
ScienceOn
|
15 |
Nihar R. Mohapatra, Madhav P. Desai, Siva G. Narendra, V. Ramgopal Rao, 'The Effect of High-K Gate Dielectrics on Deep Sub-micrometer CMOS Device and Circuit Performance' IEEE Transactions on Electron Devices, vol.49, (no.5), May 2002, p.826- 831
DOI
ScienceOn
|