Browse > Article

Low Space Complexity Bit Parallel Multiplier For Irreducible Trinomial over GF($2^n$)  

Cho, Young-In (Graduate School of Information Management and Security, Korea University)
Chang, Nam-Su (Graduate School of Information Management and Security, Korea University)
Kim, Chang-Han (School of Information & Communication systems, Semyung University)
Hong, Seok-Hie (Graduate School of Information Management and Security, Korea University)
Publication Information
Abstract
The efficient hardware design of finite field multiplication is an very important research topic for and efficient $f(x)=x^n+x^k+1$ implementation of cryptosystem based on arithmetic in finite field GF($2^n$). We used special generating trinomial to construct a bit-parallel multiplier over finite field with low space complexity. To reduce processing time, The hardware architecture of proposed multiplier is similar with existing Mastrovito multiplier. The complexity of proposed multiplier is depend on the degree of intermediate term $x^k$ and the space complexity of the new multiplier is $2k^2-2k+1$ lower than existing multiplier's. The time complexity of the proposed multiplier is equal to that of existing multiplier or increased to $1T_X(10%{\sim}12.5%$) but space complexity is reduced to maximum 25%.
Keywords
Polynomial Multiplication; Bit-Parallel Multiplier; Mastrovito Multiplication;
Citations & Related Records
연도 인용수 순위
  • Reference
1 H. Fan and Y. Dai, "Fast bit parallel multiplier for all trinomials," IEEE Trans. Comput., vol. 54, no. 4, pp. 485-490, Apr. 2005   DOI   ScienceOn
2 C. Shu, S. Kwon, and K. Gaj, "FPGA accelerated Tate pairing based cryptosystemover binary fields", Cryptography ePrint Archive, Report 2006/179, 2006
3 A. Halbutogullari and C.K. Koc, "Mastrovito Multiplier for General Irreducible Polynomials," IEEE Trans. Computers, vol. 49, no. 5, pp. 503- 518, May 2000   DOI   ScienceOn
4 T. Zhang and K. K. Parhi, "Systematic design of original and modified Mastrovito multipliers for general irreducible polynomials," IEEE Trans. Comput., vol. 50, no. 7, pp. 734-749, Jul. 2001   DOI   ScienceOn
5 A. Reyhani-Masoleh and M. A. Hasan, "Low complexity bit parallel architectures for polynomial basis multiplication over ," IEEE Trans. Comput., vol. 53, no. 8, pp. 945-959, Aug. 2004   DOI   ScienceOn
6 B. Sunar and C¸. K. Koc, "Mastrovito multiplier for all trinomials," IEEE Trans. Comput., vol. 48, no. 5, pp. 522-527, May 1999   DOI   ScienceOn
7 E. D. Mastrovito, "VLSI architectures for Computation in Galois Fields", PhD thesis, Linkoping University, Department of Electrical Engineering, Linkoping, Sweden, 1991./parallel finite field multipliers", Journal of VLSI Signal Processing, Vol.19, No.2, pp.149-166, July 1998   DOI   ScienceOn
8 M. Leone, "A New Low Complexity Parallel Multiplier for a Class of Finite Fields,"in Workshop on Cryptographic Hardware and Embedded Systems (CHES'01), LNCS 2162, pp. 160-170, 2001
9 H. Fan and M. A. Hasan, "Fast Bit Parallel Shifted Polynomial Basis Multipliers in ," IEEE Trans. Circuits & Systems-I, vol. 53, no. 12, pp. 2606-2615, Dec. 2006   DOI   ScienceOn
10 S. O. Lee, S. W. Jung, C. H. Kim, J. Yoon, J. Koh, and D. Kim, "Design of bit parallel multiplier with lower time complexity," in Proc. ICICS, 2004, pp. 127-139
11 R. Lidl and H. Niederreiter, "Introduction to finite fields and its applications," Cambridge Univ. Press, 1994