Browse > Article

Flying Bridge Bus Architecture  

Lee, Kook-Pyo (Div. of Electronic Engineering, Inha University)
Yoon, Yung-Sup (Div. of Electronic Engineering, Inha University)
Publication Information
Abstract
Several shared buses are divided hierarchically and connected with a bridge in the bus topology that consists of many components such as SoCs. Because the bridge topology is capable of the simultaneous communication of components in the several buses, the bus performance has improved definitely. However, when the inter-bus data transaction happens, the latency increases seriously in the bridge block. In this paper, a variety of bridge architectures are analyzed in the point of view of merit and demerit. Superior frying bridge topology is proposed in the aspects of performance, IP reusability, timing margin, gate count and circuit complexity. In contrast with the conventional bridge that has only a role to switch the inter-bus data, the frying bridge can communicate directly between the bus and the slave, which decreases the traffic overhead of a shared bus and improves the performance of a bridge communication.
Keywords
bus topology; SoC; AMBA;
Citations & Related Records
연도 인용수 순위
  • Reference
1 K. Sekar, K. Lahiri, A. Raghunathan, and S. Dey, "FLEXBUS: A high performance system- on-chip communication architecture with a dynamically configurable topology", in Proc. Design Autom. Conf., pp.571-574, 2005
2 ARM, Limited, Cambridge, U.K., "AMBA Specification", 1999
3 K. Lahiri, A. Raghunathan, and G. Lakshminarayana, "The lotterybus on-chip communication architecture", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 6, pp.596-608, 2006   DOI   ScienceOn
4 http://www.samsung.com/global/business/semiconductor/productInfo.do?fmly_id=234&partnum=S3C2510A
5 R. Lu and C.-K. Koh, "SAMBA-Bus: A High Performance Bus Architecture for System- on-Chips", IEEE Trans. on VLSI Systems, vol. 15, no. 1, pp.69-79, 2007   DOI   ScienceOn
6 Sonics, Inc., Mountain View, CA, "Silicon micronetworks technical overview", 2002
7 IBM, Armonk, NY, "CoreConnect bus architecture", 1999
8 R. Lu and C.-K. Koh, "A high performance bus communication architecture through bus splitting", in Proc. Asia-South Pacific Design Autom. Conf., pp.751-755, 2004