Browse > Article

RZ/NRZ Mixture mode Data Transmission to reduce Signal Transition in the Asynchronous Circuits  

이원철 (충북대학교 정보통신공학과 컴퓨터정보통신연구소)
이제훈 (충북대학교 정보통신공학과 컴퓨터정보통신연구소)
조경록 (충북대학교 정보통신공학과 컴퓨터정보통신연구소)
Publication Information
Abstract
In this paper, we propose a RZ/HRZ mixture data transmission method for the asynchronous circuit design to reduce Power consumption. The dual-rail data with Rf decoding scheme is used to design asynchronous circuit, and it is easy to get a completion signal of the data validity from the native data as contrasted with sin91e-rail. However, the dual-rail scheme suffers from large chip area and increasing of Power consumption from all signals by the switching of the return-to-zero. We need to diminish number of circuit switching. The proposed RZ/HRZ data transmission reduces a switching activity to about 50% and it shows 23% lower power consumption than the conventional dual-rail coding with RZ's.
Keywords
self-timed circuit; dual-rail data encoding; delay-insensitive;
Citations & Related Records
연도 인용수 순위
  • Reference
1 S. Hauck, 'Asynchronous design methodologies: an overview,' Proc. the IEEE, vol. 83, no. 1, pp. 69 - 93, Jan. 1995   DOI   ScienceOn
2 V. Akella, N. H. Vaidya, G. R. Redinbo, 'Limitations of VLSI implementations of delay-insensitive codes,' IEEE Proc.26th Int. Symp. on Fault-Tolerant Computing, pp. 208-217, Jun 1996   DOI
3 T. Verhoeff, 'Delay-insensitive code an overview,' Distributed Computing, vol. 3, pp. 1-8, 1988   DOI
4 W.J. Bainbridge, et. al. 'Delay-Insensitive, Point-to-Point Interconnect using m-of-n Codes', ASYNC' 2003, Vancouver, Canada, pp. 132-140, May 2003   DOI
5 W. J. Bainbridge, and S. B. Furber, 'Delay insensitive system-on-chip interconnect using 1-of-4 data encoding' Async' 2001, pp. 118-126, April 2001   DOI
6 D. W. Lloyd, and J. D. Garside, 'A practical comparison of asynchronous design styles', Async'2001, pp. 36-45, April 2001   DOI