1 |
N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective, Reading, MA: Addison-Wesley Publishing Company, 1988
|
2 |
R. Wilson, 'Low power and paradox,' Electronic Engineering Times, pp. 38, Nov. 1, 1993
|
3 |
Y. Nakagome, K. Itoh, M. Isoda, K. Takeuchi, and M. Aoki, 'Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's,' IEEE Journal of Solid State Circuits, vol. 28, no.4, pp. 414-419, Apr. 1993
DOI
ScienceOn
|
4 |
M. R. Stan and W. P. Burleson, 'Bus-invert coding for low-power I/O,' IEEE Trans. VLSI Syst., vol. 3, pp. 4958, Mar. 1995
DOI
ScienceOn
|
5 |
Caltech Image Database, http://www.vision.caltech.edu/html-files/archive.html
|
6 |
C. L. Su, C. Y. Tsui, and A. M. Despain, 'Low power architecture design and compilation technique for high-performance processors,' in Proc. IEEE COMPCON, Feb. 1994, pp. 209214
|
7 |
H. Zhang, V. George, and J. M. Rabaey, 'Low swing on-chip signaling techniques: effectiveness and robustness,' IEEE Trans. VLSI Syst. vol. 8, no. 3 pp. 264-272, June 2000
DOI
ScienceOn
|
8 |
T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms, New York, McGraw-Hill Book Company, 1992
|
9 |
VisTex Database, http://www-white.media.mit.edu/vismod/imagery/VisionTexture/vistex.html
|
10 |
L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, 'Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems,'in Proc. Great Lakes Symp. VLSI, Mar. 1997, pp. 7782
|
11 |
Content-based Image Retrieval Database, http://www.cs.washington.edu/research/imagedatabase/groundtruth/
|