1 |
H. D. L. Hollmann, E. J. Marinissen, B. Vermeulen, 'Optimal interconnect ATPG under a ground -bounce constraint,', Proc Int'l Test Conf.., pp. 60-69, 2003
DOI
|
2 |
E. J. Marinissen, R. G. Bennetts, 'Minimizing Pattern Count for Interconnect Test under a Ground Bounce Constraint,' IEEE Design & Test of Computers, Vol. 20, Issue 2, pp. 8-19, 2003
DOI
ScienceOn
|
3 |
D. S. Johnson and L. A. McGeoch, 'The Traveling Salesman Problem: A Case Study,' Local Search in Combinatorial Optimization, E. H. L. Aarts and J-K Lensta, eds., John Wiley & Sons, 1997
|
4 |
J. T. de Sousa and P. Y. K. Ozeung, Boundary Scan Interconnect Diagnosis, Kluwer Academic, 2001
|
5 |
S. Park, T, Kim, 'A New IEEE 1149.1 Boundary Scan Design for the Detection of Delay Defects', Design, Automation and Test in Europe Conf., 2000
DOI
|
6 |
W. H. Kautz, 'Testing of Faults in Wiring Interconnects,' IEEE Trans. Computers, vol. 23, no. 4, 1974
DOI
ScienceOn
|
7 |
IEEE Std. 1149.1-2001, Test Access Port and Boundary Scan Architecture, IEEE, 2001
|
8 |
P. Gael and M. T. Mcmahon, 'Electronic Chip-in-Place Test,' Proc Int'l Test Conf., 1982
|