1 |
S. T. Wang, 'On the I-V characteristics of floating-gate MOS transistors, IEEE Trans. Elector Devices, vol. ED-26, pp. 1292-1294, Sep. 1979
|
2 |
T. Tanzawa, et al, 'Design of sense circuit for low-voltage flash memories, IEEE J.Solid State Circuits, vol. 35, pp. 1415-1421, Oct. 2000
DOI
ScienceOn
|
3 |
N. Otsuka and M. Horowitz, 'Circuit techniques for 1.5-V power-supply flash memory,' IEEE J. Solid State Circuits, vol. 34, pp. 1091-1098, Aug. 1999
DOI
ScienceOn
|
4 |
K. Yoshikawa, et al., '0.6um EPROM cell design based on a new scaling scenario,' IEDM Tech, Dig., pp. 587-590, 1989
DOI
|
5 |
K. E. Kuijk, 'A precision reference voltage source,' IEEE J. Solid-State Circuits., vol. SC-8, pp. 222-226, Jun. 1973
|
6 |
M. Kuriyama, et al., 'A 16-ns 1-Mb CMOS EPROM,' IEEE J. Solid-State Circuits., vol. 25, pp. 1141-1146, Oct. 1990
DOI
ScienceOn
|
7 |
T. Tanzawa, et al, 'Wordline voltage generation system for low-voltage flash memories,' IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 55-63, January 2001
DOI
ScienceOn
|
8 |
K. Imamiya, et al, 'A 68-ns 4-Mb CMOS EPROM with high-noise-immunity design,' IEEE J. Solid State Circuits, vol. 25, pp. 72-78, 1990
DOI
ScienceOn
|
9 |
K. Ishibashi, et al., 'A 1-V TFT-load SRAM using two-step word-voltage method,' IEEE J. Solid-State Circuits., vol. 27, no. 11, pp. 1519-1524, November 1992
DOI
ScienceOn
|
10 |
T. Tanzawa and S. Atsumi, 'Optimization of wordline booster circuits for low-voltage flash memories,' IEEE J. Solid-State Circuits. vol. 34, pp. 1091-1098, Aug. 1999
DOI
ScienceOn
|
11 |
C. Melear, 'Integrate memory elements on micro-controller devices, WESCON/94. Idea/Microelectronics. Conference Record, pp. 507-514, 1994
DOI
|