1 |
F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, 'Double-gate silicon-on-insulator transistor with volume inversion : A new device with greatly enhanced perfor-mance,' IEEE Electron Device Lett., vol. EDL-8, pp. 410, 1987
|
2 |
R. H. Yan, A. Ourmazd, and K. F. Lee, 'Scaling the Si MOSFET : From bulk to SOI to bulk,' IEEE Trans. Electron Devices, vol. 39, pp. 1704-1710, 1992
DOI
ScienceOn
|
3 |
K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, 'Scaling theory for double-gate MOSFETs,' IEEE Trans. Electron Devices, vol. 40, pp. 2326-2339, 1993
DOI
ScienceOn
|
4 |
Y. Taur, 'Analytic solution of charge and capacitance in symmetric and asymmetric Double-Gate MOSFETs', IEEE Trans. Electron Devices, vol. 48, pp. 2861-2869, 2001
DOI
ScienceOn
|
5 |
T. Tanaka, H. Horie, S. Ando and S. Hijiya, 'Analysis of P+ poly Si Double-Gate thin-film SOI MOSFETS,' IEDM Tech. Dig., pp. 683, 1991
DOI
|
6 |
K. Kim and J.G. Fossum, 'Double-Gate CMOS: Symmetrical-Versus Asymmetrical-Gate Devices', IEEE Trans. Electron Devices, vol. 48, pp. 294-299, 2001
DOI
ScienceOn
|
7 |
MEDICI V.1999.2, Fremont : Avant!, 1999
|
8 |
S. Venkatesan, G. W. Neudeck, R. F. Pierret, 'Dual Gate operation and volume inversion in n-Channel SOI MOSFET's,' IEEE Electron Device Lett., vol. 13, pp. 44-46, 1992
DOI
ScienceOn
|