1 |
Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshoka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kinugawa, M., Kakumu, M., and Sakurai, T.: 'A 0.9-V, 150-MHz, 10-mW, 4 , 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme,' IEEE J. Solid-State Circuits, Vol. 31, pp. 1770-1779, Nov. 1996
DOI
ScienceOn
|
2 |
Muller, R. S. and Kamins, T. I.: 'Device Electronics for Integrated Circuits,' 2nd Edition, Chap. 10, Wiley, 1986
|
3 |
Troutman, R. R.: 'VLSI Limitations from Drain-Induced Barrier Lowering,' IEEE J. Solid-State Circuits, SC-14, p. 383, Apr. 1979
DOI
ScienceOn
|
4 |
Itoh, K., Nakagome, Y., Kimura, S., and Watanabe, T.: 'Limitations and Challenges of Multigigabit DRAM Chip Design,' IEEE J. Solid-State Circuits, Vol. 32, pp. 624-634, May 1997
DOI
ScienceOn
|
5 |
Moore, G. E.: 'Progress in digital integrated circuit,' IEDM Tech. Dig., p. 11, Dec. 1975
|
6 |
See, for example, Lindert, N., Sugii, T., Tang, S., and Hu, C.: 'Dynamic Threshold Pass-Transistor Logic for Improved Delay at Low Power Supply Voltages,' IEEE J. Solid-State Circuits, vol. 34, pp. 85-89, Jan. 1999
DOI
ScienceOn
|
7 |
Sakata, T., Itoh, K., Horiguchi, M., and Aoki, M.: 'Subthreshold-Current Reduction Circuits for Multi-Gigabit DRAM's,' IEEE J. Solid-State Circuits, Vol. 29, pp. 761-769, Jul. 1994
DOI
ScienceOn
|
8 |
Mutoh, S., Douseki, T., Matsuya, Y, Aoki, T., Shigematsu, S., and Yamada, J.: '1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS,' IEEE J. Solid-State Circuits, vol. 30, pp, 847-854, Aug. 1995
DOI
ScienceOn
|
9 |
Horiguchi, M., Sakata, T., and Itoh, K.: 'Switched-Source-Impedance CMOS Circuit For Low Standby Subthreshold Current Giga-Scale LSI s,' IEEE J. Solid-State Circuits, vol. 28, pp. 1131-1135, Nov. 1993
DOI
ScienceOn
|