Acknowledgement
This work was supported by the R&D Program of the Ministry of Trade, Industry, and Energy (MOTIE) and Korea Evaluation Institute of Industrial Technology (KEIT). (RS-2022-00154973, RS-2023-00232192). It was also supported by MOTIE and Korea Institute for Advancement of Technology (KIAT) (P0012451). The authors wish to thank IC Design Education Center (IDEC) for CAD support.
References
- H. Jun, "SEC-DED-DAEC codes without miscorrection for protecting on-chip memories," Journal of the Korea Institute of Information and Communication Engineering, vol.26, no.10, pp. 1559-1562, 2022. DOI: 10.6109/jkiice.2022.26.10.1559
- J. Kim, S. Yang, and S. Lee, "Design of a Delayed Dual-Core Lock-Step Processor with Automatic Recovery in Soft Errors," Korean.electr. elctron.eng., vol.27, no.4, pp.683, 2023. DOI: 10.7471/ikeee.2023.27.4.683
- AUTOSAR, Specification of SW-C End-to-End Communication Protection Library, 2010.
- ARM_IHI0033A_AMBA_AHB-Lite_SPEC, ARM, 2001.
- R. Hamming, "Error Correcting and Error Detecting Codes", The Bell System Technical Journal, vol.29, no.2, pp.147, 1950. DOI: 10.1002/j.1538-7305.1950.tb00463.x
- A. Neale and M. Sachdev, "A New SEC-DED Error Correction Code Subclass for Adjacent MBU Tolerance in Embedded Memory," IEEE Transactions on Device and Materials Reliability, vol.13, no.1, pp.223, 2013. DOI: 10.1109/TDMR.2012.2232671
- H. Moon, W. Lee, and H. Kal, "Study on Structure and Principle of Linear Block Error Correction Code", Journal of the Korea Institute of Electronic Communication Sciences, vol.13, no.4, pp.721, 2018. DOI:10.13067/JKIECS.2018.13.4.721
- S. Shamshiri, A. Ghofrani, and K. Cheng, "End-to-end error correction and online diagnosis for on-chip networks," Proceedings of IEEE International Test Conference, 2011. DOI: 10.1109/TEST.2011.6139156