The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of a High-Performance Match-Line Sense Amplifier for Selective Match-Line charging Technique

선택적 매치라인 충전기법에 사용되는 고성능 매치라인 감지 증폭기 설계

  • 최지훈 (강원대학교 BIT의료융합학과) ;
  • 김정범 (강원대학교 전자공학과)
  • Received : 2023.07.23
  • Accepted : 2023.10.17
  • Published : 2023.10.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we designed an MLSA(Match-line Sense Amplifier) for low-power CAM(Content Addressable Memory). By using the MLSA and precharge controller, we reduced power consumption during CAM operation by employing a selective match-line charging technique to mitigate power consumption caused by mismatch. Additionally, we further reduced power consumption due to leakage current by terminating precharge early when a mismatch occurs during the search operation. The designed circuit exhibited superior performance compared to the existing circuits, with a reduction of 6.92% and 23.30% in power consumption and propagation delay time, respectively. Moreover, it demonstrated a significant decrease of 29.92% and 52.31% in product-delay-product (PDP) and energy-delay-product (EDP). The proposed circuit was validated using SPECTRE simulation with TSMC 65nm CMOS process.

본 논문에서는 저 전력 CAM(: Content Addressable Memory)을 위한 MLSA(: Match-line Sense Amplifier)를 설계하였다. 설계한 회로는 MLSA와 사전충전 (precharge) 제어기를 통해 선택적 매치라인 충전기법으로 CAM 동작 중 미스매치 상태에서 발생하는 전력 소모를 감소시켰고, 검색동작 중 미스매치가 발생했을 때 사전 충전을 조기 종료시킴으로써 단락 전류로 인한 전력 소모를 추가적으로 감소시켰다. 기존 회로와 비교했을 때, 전력 소모와 전파 지연 시간이 6.92%, 23.30% 감소하였고, PDP(: Product-Delay-Product)와 EDP(: Energy Delay Product)가 29.92%, 52.31% 감소하는 우수한 성능을 보였다. 제안한 회로는 TSMC 65nm CMOS 공정을 사용하여 구현되었으며 SPECTRE 시뮬레이션을 통해 그 타당성을 입증하였다.

Keywords

Acknowledgement

이 논문은 2023년도 정부에서 산업통상자원부의 재원으로 한국산업기술진흥원의 지원을 받아 수행된 연구임 (P0017011, 2023년 산업혁신인재성장지원사업)

References

  1. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J. of solid-state circuits, vol. 41, no. 1, Mar. 2006, pp. 712-727.  https://doi.org/10.1109/JSSC.2005.864128
  2. Y. Chang and Y. Liao, "Hybrid-type CAM design for both power and performance efficiency," IEEE Trans. on very large scale integration (VLSI) systems, vol. 16, no. 8, July 2008, pp. 965-974.  https://doi.org/10.1109/TVLSI.2008.2000595
  3. B. Yang, Y. Lee, S. Sung, J. Min, J. Oh, and H. Kang, "A low power content addressable memory using low swing search lines," IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 58, no. 12, July 2011, pp. 2849-2858.  https://doi.org/10.1109/TCSI.2011.2158703
  4. N. Mohan, W. Fung, D. Wright, and M. Sachdev, "A Low-Power Ternary CAM With Positive-Feedback Match-Line Sense Amplifiers," IEEE Trans. on Circuits and Systems I: Regular Papers, vol. 56, no. 3, Mar. 2009, pp. 566-573.  https://doi.org/10.1109/TCSI.2008.2002551
  5. M. M. Hasan, A. B. M. H. Rashid, and M. M. Hussain. "A novel match-line selective charging scheme for high-speed, low-power and noise-tolerant content-addressable memory," 2010 Int. Conf. on Intelligent and Advanced Systems, Kuala Lumpur, Malaysia, June 2010. 
  6. H. Kim, M. Cho, S. Lee, H. Kwon, W. Choi, and Y. Kim, "Content-Addressable Memory System Using a Nanoelectromechanical Memory Switch," Electronics, vol. 11, no. 3, Feb. 2022, pp. 481. 
  7. A. T. Do, C. Yin, K. Valayudhan, Z. C. Lee, K. S. Yeo, T. T. Kim,"0.77 fJ/bit/search content addressable memory using small match line swing and automated background checking scheme for variation tolerance," IEEE J. of Solid-State Circuits, vol. 49, no. 7, July 2014, pp. 1487-1498.  https://doi.org/10.1109/JSSC.2014.2316241
  8. A. T. Do, S. Chen, Z. Kong, K. S. Yeo,"A high speed low power CAM with a parity bit and power-gated ML sensing," IEEE Trans. on very large scale integration (VLSI) systems, vol. 21 no. 1 Jan. 2012, pp. 151-156.  https://doi.org/10.1109/TVLSI.2011.2178276
  9. J. Kim and J. Kim, "Design of Low Power TCAM Based on 15-T Cell," The J. of Korean Institute of Information Technology, vol. 16, no. 4, Apr. 2018, pp. 37-42.  https://doi.org/10.14801/jkiit.2018.16.4.37
  10. C. Hong and J. Kim, "Design of In-Memory Computing Adder Using Low-Power 8+T SRAM," J. of the Korea Institute of Electronic Communication Sciences, vol. 18, no. 2, Apr. 2023, pp. 291-298 
  11. H. Seo and D. Kim, "Approximate Multiplier with High Density, Low Power and High Speed using Efficient Partial Product Reduction," J. of the Korea Institute of Electronic Communication Sciences, vol. 17, no. 4, Aug. 2022, pp. 671-678