Acknowledgement
The work was financially supported by NRF-2022R1A5A7000765, NRF-2021R1A2C1011631, NRF-2021M3F3A2A01037972, The CAD tools were supported by IC Design Education Center (IDEC), Daejeon, Korea.
References
- D. B. Strukov et al, "The missing memristor found," Nature, Vol.453, No.7191, pp.80-83, 2008. https://doi.org/10.1038/nature06932
- K. Moon et al, "RRAM-based synapse devices for neuromorphic systems," Faraday Discuss., Vol. 213, pp.421-451, 2019. https://doi.org/10.1039/C8FD00127H
- J. Hazra et al, "Improving the memory window/resistance variability trade-off for 65nm CMOS integrated HfO 2 based nanoscale RRAM devices," in 2019 IEEE International Integrated Reliability Workshop (IIRW), 2019. DOI: 10.1109/IIRW47491.2019.8989872
- V. Saxena, "Mixed-signal neuromorphic computing circuits using hybrid CMOS-RRAM integration," IEEE Transactions on Circuits and Systems II: Express Briefs, Vol.68, No.2, pp.581-586, 2020. DOI: 10.1109/TCSII.2020.3048034
- P. Chen and S. Yu, "Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design," IEEE Trans. Electron Devices, Vol.62, No.12, pp.4022-4028, 2015. DOI: 10.1109/TED.2015.2492421
- P. Huang et al, "A physics-based compact model of metal-oxide-based RRAM DC and AC operations," IEEE Trans. Electron Devices, Vol.60, No.12, pp.4090-4097, 2013. DOI: 10.1109/TED.2013.2287755
- Z. Jiang et al, "Verilog-A compact model for oxide-based resistive random access memory (RRAM)," in 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 2014. DOI: 10.1109/SISPAD.2014.6931558
- A. Lekshmi Jagath et al, "Insight into physics- based RRAM models-review," The Journal of Engineering, Vol.2019, No.7, pp.4644-4652, 2019. DOI: 10.1049/joe.2018.5234
- Y. Zhao et al, "A compact model for drift and diffusion memristor applied in neuron circuits design," IEEE Trans. Electron Devices, Vol.65, No.10, pp.4290-4296, 2018. DOI: 10.1109/TED.2018.2865225
- C. Yakopcic et al, "A memristor device model," IEEE Electron Device Lett., Vol.32, No.10, pp.1436- 1438, 2011. DOI: 10.1109/LED.2011.2163292
- S. N. Truong et al, "New pulse amplitude modulation for fine tuning of memristor synapses," Microelectron. J., Vol.55, pp.162-168, 2016. DOI: 10.1016/j.mejo.2016.07.010
- F. O. Rziga et al, "An efficient Verilog-A memristor model implementation: simulation and application," Journal of Computational Electronics, Vol.18, pp.1055-1064, 2019. DOI: 10.1007/s10825-019-01357-9
- X. Wang, B. Xu and L. Chen, "Efficient memristor model implementation for simulation and application," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.36, No.7, pp.1226-1230, 2017. DOI: 10.1109/TCAD.2017.2648844
- M. K. Yang and G. H. Kim, "Post-Annealing Effect on Resistive Switching Performance of a Ta/Mn2O3/Pt/Ti Stacked Device," Physica Status Solidi (RRL)-Rapid Research Letters, Vol.12, No.6, pp.1800031, 2018. DOI: 10.1002/pssr.201800031
- K. V. Pham et al, "Asymmetrical training scheme of binary-memristor-crossbar-based neural networks for energy-efficient edge-computing nanoscale systems," Micromachines, Vol.10, No.2, p.141, 2019. DOI: 10.3390/mi10020141