과제정보
This study was supported by the BK21 FOUR project funded by the Ministry of Education, Korea (4199990113966, 10%), and the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (NRF-2018R1A6A1A03025109, 10%, NRF-2022R1I1A3069260, 10%) and by Ministry of Science and ICT (2020M3H2A1078119). This work was partly supported by an Institute of Information and communications Technology Planning and Evaluation (IITP) grant funded by the Korean government (MSIT) (No. 2021-0-00944, Metamorphic approach of unstructured validation/verification for analyzing binary code, 40%) and (No. 2022-0-00816, OpenAPI-based hw/sw platformfor edge devices and cloud server, integrated with the on-demand code streaming engine powered by AI, 20%) and (No. 2022-0-01170, PIM Semiconductor Design Research Center, 10%). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.
참고문헌
- Y. Cai, C. Deng, Q. Zhou, H. Yao, F. Niu, and C. N. Sze, "Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 1, pp. 142-155, Jan. 2015. https://doi.org/10.1109/TVLSI.2014.2300174
- N. Avdalyan and K. Petrosyan, "Processing An Effective Method For Clock Tree Synthesis," in IEEE East-West Design & Test Symposium (EWDTS), Batumi, Georgia, pp. 1-5, 2019.
- C. Chang, S. Huang, Y. Ho, J. Lin, H. Wang, and Y. Lu, "Type-matching clock tree for zero skew clock gating," in ACM/IEEE Design Automation Conference (DAC), Anaheim: CA, USA, pp. 714-719, 2008.
- J. Li, P. Wan, B. Guan, L. Su, P. Ma, and Z. Chen, "An Efficient Clock Tree Synthesis Method with Manual Hierachical Operation," in IEEE International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China, pp. 204-207, 2018.
- S. Ravi, S. Trehan, M. Jain, and H. M. Kittur, "High Performance Clock Path elements for Clock Skew reduction," in Proceedings of International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICICT), Kannur, India, pp. 1663-1670, 2019.
- IEEE Std. 1497(TM)-2001, Delay and Power Calculation Standards - Part 3: Standard Delay Format (SDF) for the Electronic Design Process, IEC 61523-3 First edition 2004-09, pp. 1-88, Nov. 2004.
- Qflow. Open source digital synthesis flow [Internet]. Available: http://opencircuitdesign.com/qflow/.
- Yosys. Open synthesis suite [Internet]. Available: https://yosyshq.net/yosys/.
- Parser-Verilog. About Parser-Verilog [Internet]. Available: https://github.com/OpenTimer/Parser-Verilog.
- N. Kwon and D. Park, "Lightweight Buffer Insertion for Clock Tree Synthesis Visualization," in Proceedings of 2022 International Conference on Electronics, Information, and Communication (ICEIC), Jeju, Korea, pp. 1-3, 2022.