Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

LDO Regulator with Improved Regulation Characteristics and Feedback Voltage Buffer Structure

Feedback Buffer 구조 및 향상된 Regulation 특성을 갖는 LDO regulator

  • Jung, Jun-Mo (Dept. of Electronic Engineering,Seokyeong University) ;
  • Park, Tae-Ryong (Dept. of Computer Engineering, Seokyeong University)
  • Received : 2022.09.14
  • Accepted : 2022.09.22
  • Published : 2022.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

The feedback buffer structure is proposed to alleviate the overshoot and undershoot phenomenon and the regulation of the output voltage. The conventional LDO regulator undergoes a regulation voltage change caused by a constant load current change. An LDO regulator with a feedback voltage sensing structure operates in the input voltage range of 3.3 to 4.5 V and has a load current of up to 150 mA at output voltage of 3 V. According to the simulation results, a regulation value of 6.2 mV was ensured when the load current uniformly changed to 150 mA.

피드백 버퍼 구조는 오버슈트 및 언더슈트 현상 및 출력전압의 레귤레이션을 완화하기 위해 제안된다. 기존의 LDO 레귤레이터는 일정한 부하전류의 변화로 인해 발생하는 레귤레이션 전압 변화를 겪는다. 따라서 패스 트랜지스터의 게이트 단자의 전류를 충방전함으로써 패스 트랜지스터의 동작 속도가 향상된다. 피드백 버퍼 구조를 갖는 LDO 레귤레이터는 3.3~4.5V에서 동작하며 출력 전압은 3V이며, 최대 150mA의 부하 전류를 가집니다. 시뮬레이션 결과에 따라 부하전류가 150mA까지 일정하게 변화하였을 때 6.2mV의 레귤레이션 값을 확보하였다.

Keywords

Acknowledgement

This Reserch was supported by Seokyeong University in 2021

References

  1. Yong-Seo Koo, et al.: "A design of low-area low drop-out regulator using body bias technique," IEICE Electronics Express 10, Vol.0, No.19, pp. 20130300, 2013. DOI: 10.1587/elex.10.20130300
  2. Amir Nakhlestan, et al.: "Low-Power Area-Efficient LDO With Loop-Gain and Bandwidth Enhancement Using Non-Dominant Pole Movement Technique for IoT Applications," IEEE Transactions on Circuits and Systems II: Express Briefs, 2021. DOI: 10.1109/TCSII.2020.3013646
  3. Yan Lu, et al.: "A Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power Supply Rejection," IEEE Transactions on Circuits and Systems I: Regular Papers, 2015. DOI: 10.1109/TCSI.2014.2380644
  4. Xiaofei Ma, et al.: "A Fully Integrated LDO With 50-mV Dropout for Power Efficiency Optimization," IEEE Transactions on Circuits and Systems II: Express Briefs, 2020. DOI: 10.1109/TCSII.2019.2919665
  5. Ka Nang Leun, et al.: "A CMOS Low-Dropout Regulator With a Momentarily Current-Boosting Voltage Buffer," IEEE Transactions on Circuits and Systems I: Regular Papers, 2010. DOI: 10.1109/TCSI.2010.2043171
  6. Jun Tang, et al.: "Low-Power Fast-Transient Capacitor-Less LDO Regulator with High Slew-Rate Class-AB Amplifier," IEEE Transactions on Circuits and Systems II: Express Briefs, 2018. DOI: 10.1109/TCSII.2018.2865254
  7. Sang wook Kwon, et al.: "Design of current detection LDO regulator with silicon controlled rectifier based electrostatic discharge protection circuit to provide optimized voltage and power for system-on-chip applications," Electronics Letters, Vol.58, No.19, 2022. DOI: 10.1049/ell2.12577
  8. Sang wook Kwon, et al.: "Design of capacitorless LDO regulator with SCR-based ESD protection using dual push-pull stage," International Journal of Electronics, 2022. DOI: 10.1080/00207217.2022.2118847