Acknowledgement
This work was supported by a research grant from Hankyong National University for an academic exchange program in 2021.
References
- International Roadmap for Devices and Systems (IRDSTM) 2021 Edition [Internet]. Available: https://irds.ieee.org/editions/2021/more-moore.
- P. G. Emma and E. Kursun, "Is 3D chip technology the next growth engine for performance improvement?," IBM J. Res. Develop., vol. 52, no. 6, pp. 541-552, Nov. 2008. https://doi.org/10.1147/JRD.2008.5388561
- D. K. Nayak, S. Banna, S. K. Samal and S. K. Lim, "Power, performance, and cost comparisons of monolithic 3D ICs and TSV-based 3D ICs," in Proceeding of 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Rohnert Park; CA, pp. 1-2, 2015. DOI: 10.1109/S3S.2015.7333538.
- P. S. Kanhaiya, Y. Stein, W. Lu, J. A. del Alamo, and M. M. Shulaker, "X3D: Heterogeneous Monolithic 3D Integration of "X" (Arbitrary) Nanowires: Silicon, III-V, and Carbon Nanotubes," IEEE Transactions on Nanotechnology, vol. 18, pp. 270-273, Mar. 2019. DOI: 10.1109/TNANO.2019. 2902114.
- W. Cheng, R. Liang, G. Xu, G. Yu, S. Zhang, H. Yin, C. Zhao, T. -L. Ren, and J. Xu, "Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current," IEEE Journal of the Electron Devices Society, vol. 8, pp. 336-340, Mar. 2020. DOI: 10.1109/JEDS. 2020.2981974.
- J. H. Kim, S. Kim, and B. -G. Park, "Double-Gate TFET With Vertical Channel Sandwiched by Lightly Doped Si," IEEE Transactions on Electron Devices, vol. 66, no. 4, pp. 1656-1661, Apr. 2019. DOI: 10.1109/TED.2019.2899206.
- S. Strangio, F. Settino, P. Palestri, M. Lanuzza, F. Crupi, D. Esseni, L. Selmi, "Digital and analog TFET circuits: Design and benchmark," Solid-State Electronics, vol. 146, pp. 50-65, Aug. 2018. DOI:10.1016/j.sse.2018.05.003.
- Y. S. Yu and F. Najam, "Compact capacitance model of L-shape tunnel field-effect transistor for circuit simulation," Journal of information and communication convergence engineering, vol. 19, no. 4, pp. 263-268, Dec. 2021. DOI: 10.6109/jicce.2021.19.4.263.
- Silvaco Int. ATLAS ver. 5. 30. 0. R Manual; Silvaco Int.: Santa Clara, CA, USA, 2020.