DOI QR코드

DOI QR Code

Highly Accurate Approximate Multiplier using Heterogeneous Inexact 4-2 Compressors for Error-resilient Applications

  • Received : 2021.08.23
  • Accepted : 2021.09.24
  • Published : 2021.10.31

Abstract

We propose a novel, highly accurate approximate multiplier using different types of inexact 4-2 compressors. The importance of low hardware costs leads us to develop approximate multiplication for error-resilient applications. Several rules are developed when selecting a topology for designing the proposed multiplier. Our highly accurate multiplier design considers the different error characteristics of adopted compressors, which achieves a good error distribution, including a low relative error of 0.02% in the 8-bit multiplication. Our analysis shows that the proposed multiplier significantly reduces power consumption and area by 45% and 26%, compared with the exact multiplier. Notably, a trade-off relationship between error characteristics and hardware costs can be achieved when considering those of existing highly accurate approximate multipliers. In the image blending, edge detection and image sharpening applications, the proposed 8-bit approximate multiplier shows better performance in terms of image quality metrics compared with other highly accurate approximate multipliers.

Keywords

Acknowledgement

This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No.2021R1F1A1048054). The EDA tool was supported by the IC Design Education Center(IDEC), Korea. This research was results of a study on the "HPC Support" Project, supported by the 'Ministry of Science and ICT' and NIPA.

References

  1. J. Han, M. Orshansky, "Approximate Computing: An Emerging Paradigm for Energy-efficient Design," in Proc. 18th IEEE Eur. Test Symp., pp. 1-6, 2013.
  2. C. S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Electron. Comput., Vol. EC-13, No. 1, pp. 14-17, 1964. https://doi.org/10.1109/PGEC.1964.263830
  3. L. Dadda, "Some Schemes for Fast Serial Input Multipliers," in Proc. IEEE 6th Symp. Comput. Arithmetic (ARITH), Vol. 34, pp. 349-356, 1983.
  4. S. Sowmiya, K. Stella, V. M. Senthilkumar, "Design and Analysis of 4-2 Compressor for Arithmetic Application," Asian Journal of Applied Science and Technology (AJAST), Vol. 1, No. 1, pp. 106-109, 2017.
  5. A. Momeni, J. Han, P. Montuschi, F. Lombardi, "Design and Analysis of Approximate Compressors for Multiplication," IEEE Transactions on Computers, Vol. 64, No. 4, pp. 984-994, 2015. https://doi.org/10.1109/TC.2014.2308214
  6. O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, "Dual-quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 25, No. 4, pp. 1352-1361, 2017. https://doi.org/10.1109/TVLSI.2016.2643003
  7. M. Ha, S. Lee, "Multipliers With Approximate 4-2 Compressors and Error Recovery Modules," IEEE Embedded Systems Letters, Vol. 10, No. 1, pp. 6-9, 2017. https://doi.org/10.1109/les.2017.2746084
  8. Z. Yang, J. Han, F. Lombardi, "Approximate Compressors for Error-resilient Multiplier Design," in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst., pp. 183-186, 2015.
  9. A. G. M. Strollo, E. Napoli, D. De Caro, N. Petra, G. Di Meo, "Comparison and Extension of Approximate 4-2 Compressors for Low Power Approximate Multipliers," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 67, 2020.
  10. D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, N. petra, "Approximate Multipliers Based on new Approximate Compressors," IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, No. 12, pp. 4169-4182, 2018. https://doi.org/10.1109/tcsi.2018.2839266
  11. Kurup, Pran, Taher Abbasi. "Logic Synthesis Using Synopsys®," Springer Science & Business Media, 2012.
  12. "FilterSobel, Vol. 2, Image Processing, Intel Integrated Performance Primitives Developer Reference," 2020.