Acknowledgement
This work was supported in part by the Institute of Information and Communications Technology Planning and Evaluation (IITP) funded by the Korea government (MSIT) under Grant 2021-0-01764 and in part by the MOTIE(Ministry of Trade, Industry & Energy (10085645) and KSRC(Korea Semiconductor Research Consortium) support program for the development of the future semiconductor device and in part by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government (MOTIE) (N000P0008500, The Competency Development Program for Industry Specialist).
References
- M. Kang, et al. "Improving read disturb characteristics by using double common source line and dummy switch architecture in multi level cell nand flash memory with low power consumption," Japanese Journal of Applied Physics, Vol50m NO.4S, 2011. DOI: 10.7567/JJAP.50.04DD03
- Y. Kim, et al. "Three-dimensional NAND flash architecture design based on single-crystalline stacked array," IEEE Transactions on Electron Devices, Vol.59, No.1, pp.35-45, 2011. DOI: 10.1109/TED.2011.2170841
- Y. Kim, and M. Kang, "Down-coupling phenomenon of floating channel in 3D NAND flash memory," IEEE Electron Device Letters Vol.37, No.12, pp. 1566-1569, 2016. DOI: 10.1109/LED.2016.2619903
- K.-T. Park, et al. "Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB/s high-speed programming," IEEE Journal of Solid-State Circuits, Vol.50, No.1, pp.204-213, 2014. DOI: 10.1109/JSSC.2014.2352293
- A. Goda, and P. Krishna. "Scaling directions for 2D and 3D NAND cells," 2012 International Electron Devices Meeting. IEEE, pp.2-1, 2012. DOI: 10.1109/IEDM.2012.6478961
- K.-T. Kim, et al. "The effects of taper -angle on the electrical characteristics of vertical NAND flash memories." IEEE Electron Device Letters, Vol.38, No.10, pp.1375-1378, 2017. DOI: 10.1109/LED.2017.2747631
- A. Arreghini, and H. Jan Van, "Innovative schemes to improve reliability and density of horizontal and vertical channel 3D Flash," 2013 5th IEEE International Memory Workshop, pp.151-154, 2013. DOI: 10.1109/IMW.2013.6582121
- J.-K. Jeong, et al. "Charge Migration Analysis of 3D SONOS NAND Flash Memory Using Test Pattern, JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol.20, No.2, pp.151-157, 2020. https://doi.org/10.5573/jsts.2020.20.2.151
- K. Takeuchi, "Scaling challenges of NAND flash memory and hybrid memory system with storage class memory & NAND flash memory," Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, pp.1-6, 2013. DOI: 10.1109/CICC.2013.6658450
- M. Kang, and Y. Kim, "Natural local self-oosting effect in 3D NAND flash memory," IEEE Electron Device Letters, Vol.38, No.9, pp. 236-1239, 2017. DOI: 10.1109/LED.2017.2736541
- K. Florent, et al. "Reliability study of ferroelectric Al: HfO 2 thin films for DRAM and NAND applications," IEEE Transactions on Electron Devices, Vol.64, No.10, pp.4091-4098, 2017. DOI: 10.1109/TED.2017.2742549