References
- V. S. Chua, J. Z. Esquivel, A. S. Paul, T. Techathamnukool, C. F. Fajardo, N. Jain, O. Tickoo, R. Iyer, "Visual IoT: Ultra-Low-Power Processing Architectures and Implications," IEEE Micro, vol. 37, no. 6, pp. 52-61, November/December 2017. https://doi.org/10.1109/MM.2017.4241343
- D. H. Hwang and K. S. Jang, "Fast Hand-Gesture Recognition Algorithm For Embedded System," Journal of the Korea Institute of Information and Communication Engineering, vol. 21, no. 7, pp. 1349-1354, Jul. 2017. https://doi.org/10.6109/jkiice.2017.21.7.1349
- S. Y. Cho, "Design and Implementation of Fail Recovery Process on Highly-Reliable Embedded Linux System," Journal of Security Engineering, vol.11, no.2, pp. 89-100, Feb. 2014. https://doi.org/10.14257/jse.2014.02.02
- R. Motwani, Z. Kwok, S. Nelson, "Low density parity check (LDPC) codes and the need for stronger ECC," Flash Memory Summit, 2011.
- K. Sripimanwat, Turbo Code Applications, Vol. 1. Dordrecht: Springer, 2005.
- W. Liu, J. Rho, W. Sung, "Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories," in 2006 IEEE Workshop on Signal Processing Systems Design and Implementation. pp. 303-308, 2006.
- S. Keskin and T. Kocak, "GPU accelerated gigabit level BCH and LDPC concatenated coding system," in 2017 IEEE High Performance Extreme Computing Conference (HPEC), Waltham: MA, pp. 1-4, 2017.
- A. K. Subbiah and T. Ogunfunmi, "Memory-efficient Error Correction Scheme for Flash Memories using GPU," in 2018 IEEE International Workshop on Signal Processing Systems (SiPS), Cape Town, pp. 118-122, 2018.
- S. Kim, J. Cho and D. Park, "Moving-Target Position Estimation Using GPU-Based Particle Filter for IoT Sensing Applications," Applied Sciences, vol. 7, no. 11, pp. 1152, Nov. 2017. https://doi.org/10.3390/app7111152
- S. Kim, J. Cho and D. Park, "Accelerated DEVS Simulation Using Collaborative Computation on Multi-Cores and GPUs for Fire-Spreading IoT Sensing Applications," Applied Sciences, vol. 8, no. 9, pp. 1466, Aug. 2018. https://doi.org/10.3390/app8091466
- A. K. Subbiah and T. Ogunfunmi, "Three-bit fast error corrector for BCH codes on GPUs," in 2019 IEEE International Conference on Consumer Electronics (ICCE), Las Vegas: NV, pp. 1-4, 2019.
- H. L. Kalter, C. H. Stapper, J. E. Barth, J. DiLorenzo, C. E. Drake, J. A. Fifield, G. A. Kelly, S. C. Lewis, W. B. van der Hoeven, J. A. Yankosky, "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC," IEEE Journal of Solid-State Circuits, vol. 25, no. 5, pp. 1118-1128, Oct. 1990. https://doi.org/10.1109/4.62132
- T. Tanzawa, T. Tanaka, K. Takeuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takeuchi, K. Ohuchi, "A compact on-chip ECC for low cost flash memories," IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 662-669, May 1997. https://doi.org/10.1109/4.568829
- K. Dang and X. Tran, "Parity-Based ECC and Mechanism for Detecting and Correcting Soft Errors in On-Chip Communication," in 2018 IEEE 12th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Hanoi, pp. 154-161, 2018.