References
- J. Xiaosong and Z. Runjing. Crosstalk analysis and simulation in high-speed PCB design, in Int. Conf. Electron. Meas. Instrum., Xi'an, China, Aug. 16-18, 2007, pp. 2:427-440.
- H. W. Johnson and M. Graham, High-speed Digital Design, A handbook of Black Magic, Prentice Hall, Englewood Cliffs, NJ, USA, 1993.
- M. H. Oh et al., Wire optimization and delay reduction for highperformance on-chip interconnection in GALS systems, ETRI J. 39 (2017), 582-591. https://doi.org/10.4218/etrij.17.0116.0052
- J. Zhang et al. A hybrid stack-up of printed circuit board for high-speed networking systems, in IEEE Int. Symp. Electromagn. Compat., Pittsburgh, PA, USA, Aug. 6-10, 2012, pp. 554-559.
- A. R. Chada et al. Estimation of mode conversion and crosstalk impact from a single-ended aggressor to a differential victim using statistical BER analysis, in IEEE 64th Electron. Compon. Technol. Conf. (ECTC), Orlando, FL, USA, May 27-30, 2014, pp. 2081-2087.
- I. Kim et al. Design optimization of board-level signal integrity depending on PCB stack-up configuration in a mobile device, in Asia-Pacific Int. Symp. Electromagn. Compat. (APEMC), Seoul, Rep. of Korea, June 20-23, 2017, pp. 334-336.
- K. Xiao et al. Inter-layer Crosstalk Management in Differential Dual-striplines, in IEEE Int. Symp. Electromagn. Compat., Denver, CO, USA, Aug. 5-9, 2013, pp. 724-729.
- C. L. Liao et al., PCB stack-up design and optimization for next generation speeds, in IEEE Conf. Elect. Performance Electron. Packaging Syst. (EPEPS), San Diego, CA, USA, Oct. 23-26, 2016, pp. 155-158.
- M. Kim, Multi-stack technique for a compact and wideband EBG structure in high-speed multilayer printed circuit boards, ETRI J. 38 (2016), 903-910. https://doi.org/10.4218/etrij.16.0115.0997
- Cisco public, Cisco Visual Networking Index: Forecast and Methodology, 2016-2021, White Paper, June 6, 2017.
- K. K. Patel and S. M. Patel, Internet of things-IOT: definition, characteristics, architecture, enabling technologies, application & future challenges, Int. J. Eng. Sci. Comput. 6 (2016), 6122-6131.
- Intel Server Platforms Micro Server Technology, Flexible Scaleout with lightweight Micro Servers White paper, Apr. 2011.
- M. Marazakis et al., EUROSERVER: Share-Anything Scale-Out Micro-Server Design, in Des., Autom. Test Eur. Conf. Exhibition (DATE), Dresden, Germany, Mar. 14-18, 2016, pp. 673-683.
- N. Heath, Microservers: What you need to know, 2014. Accessed http://www.zdnet.com/article/microservers-what-you-need-to-know.
- Global Data Center Microserver Market 2016-2020, Infiniti Research Limited, 2016
- RapidIO Interconnect Specification, Rev. 2.1, RapidO Organization, Aug. 2009
- D. Paul, RapidIO for Low Latency servers and wireless base station, 2013, Accessed www.rapidio.org/files/IDT_RapidIO_ Tour_As ia_2013.pdf.
- M. Eargham, Computer architecture, Prentice Hall, Upper Saddle River, NJ, USA, 1996.
- D. A. Reed and D. C. Grunwald, The performance of multicomputer interconnection networks, Comput. 20 (1987), 63-73.
- L. N. Bhuyan, Interconnection networks for parallel and distributed processing, Comput. 20 (1987), 9-12. https://doi.org/10.1109/MC.1987.1663585
- Gabriele Kotsis, Interconnection Topologies and Routing for Parallel Processing Systems, Technical Report Series, 1992.
- M. Alam and A. K. Varshney, A comparative study of interconnection network, Int. J. Comput. Applicat. 127 (2015), 37-43.
- N. Adhikari and C. R. Tripathy, The folded crossed cube: A new interconnection network for parallel systems, Int. J. Comput. Applicat. 4 (2010), 43-50.
- C. R. Tripathy and N. Adhikari, On a new multicomputer interconnect topology for massively parallel systems, Int. J. Distrib. Parallel Syst. 2 (2011), 162-180.
- A. El-Amawy and S. Latifi, Properties and performance of Folded Hypercubes, IEEE Trans. Parallel Distrib. Syst. 2 (1991), 31-42. https://doi.org/10.1109/71.80187
- P. V. Reddy, S. Jena, and V. K. Prasad, Reliability of Folded Hypercube, in Int. Conf. Parallel, Distrib. Grid Comput., Waknaghat, India, Dec. 22-24, 2016, pp. 381-385.
- D. Froelich. PCIe CEM 4.0 Previews, in PCI-SIG Developers Conf., Santa Clara, CA, USA, June 7-8, 2017.
Cited by
- 마이크로서버의 내부 연결망 성능평가 vol.21, pp.6, 2021, https://doi.org/10.7236/jiibc.2021.21.6.91