Fig. 1. Cross section of the proposed device and equivalent circuit
Fig. 3. DC-IV characteristics of proposed device according to design variables (D1, D2, D3, D4)
Fig. 2. (A) DC I-V characteristics with existing devices, (B) Voltage and temperature characteristics at HBM 4K
Fig. 4. TLP-IV characteristics of proposed device according to design variables (D1, D2, D3, D4)
Table 1. Characteristics of proposed ESD protection device
참고문헌
- R. G Wagner, J. Soden and C.F. Hawkins & quot; Extend and Cost of EOS / ESD Damage in an IC Manufacturing Process & quot ;, in Proc. of the 15th EOS / ESD Symp., pp. 49-55, 1993.
- A. Amerasekera and C. Duvvury ESD in silicon integrated circuits, Wiley, New York 2005
- Chris Toumazou, "Trade-Offs in analog Circuit Design" Kluwer Academic Publishers, 139p-2004p
- Baker, "CMOS Circuit Design and layout", Wiley, 900p
- K. Mark Smith, Jr., "A Comparison of Voltage-Mode Soft-Switching Methods for PWM Converters" IEEETrans-Power Electronic, Vol. 12, No. 2 (1997)
- A. Djemouai,, "New CMOS Integrated Pulse Width Modulator for Voltage Conversion Applications", IEEE 0-7803-6542-9(2000)
- Lu Chen,, "Design and Test of a Synchronous PWM Switching Regulator System", IEEE 0-7803-6253-5(2000)