JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Fine-scalable SPIHT Hardware Design for Frame Memory Compression in Video Codec

  • Kim, Sunwoong (Inter-university Semiconductor Research Center, Department of Electrical Engineering, Seoul National University) ;
  • Jang, Ji Hun (Department of Information and Communication Engineering, Inha University) ;
  • Lee, Hyuk-Jae (Inter-university Semiconductor Research Center, Department of Electrical Engineering, Seoul National University) ;
  • Rhee, Chae Eun (Department of Information and Communication Engineering, Inha University)
  • Received : 2016.10.31
  • Accepted : 2017.03.27
  • Published : 2017.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

In order to reduce the size of frame memory or bus bandwidth, frame memory compression (FMC) recompresses reconstructed or reference frames of video codecs. This paper proposes a novel FMC design based on discrete wavelet transform (DWT) - set partitioning in hierarchical trees (SPIHT), which supports fine-scalable throughput and is area-efficient. In the proposed design, multi-cores with small block sizes are used in parallel instead of a single core with a large block size. In addition, an appropriate pipelining schedule is proposed. Compared to the previous design, the proposed design achieves the processing speed which is closer to the target system speed, and therefore it is more efficient in hardware utilization. In addition, a scheme in which two passes of SPIHT are merged into one pass called merged refinement pass (MRP) is proposed. As the number of shifters decreases and the bit-width of remained shifters is reduced, the size of SPIHT hardware significantly decreases. The proposed FMC encoder and decoder designs achieve the throughputs of 4,448 and 4,000 Mpixels/s, respectively, and their gate counts are 76.5K and 107.8K. When the proposed design is applied to high efficiency video codec (HEVC), it achieves 1.96% lower average BDBR and 0.05 dB higher average BDPSNR than the previous FMC design.

Keywords

References

  1. Y. Lee, C.-E. Rhee, and H.-J. Lee, "A New Frame Recompression Algorithm Integrated with H.264 Video Compression," IEEE International Symposium on Circuits and Systems (ISCAS), May 2007.
  2. S. Kim, D. Lee, H. Kim, N. X. Truong, and J.-S. Kim, "An Enhanced One-Dimensional SPIHT Algorithm and Its Implementation," Displays Journal, Vol. 40, pp. 68-77, Dec. 2015. https://doi.org/10.1016/j.displa.2015.05.008
  3. J. Kim and C.-M. Kyung, "A Lossless Embedded Compression Using Significant Bit Truncation for HD Video Coding," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 20, No. 6, pp. 848-860, Jun. 2010. https://doi.org/10.1109/TCSVT.2010.2045923
  4. T.-H. Tsai and Y.-H. Lee, "A 6.4 Gbit/s Embedded Compression Codec for Memory-Efficient Applications on Advanced-HD Specification," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 20, No.10, pp. 1277-1291, Oct. 2010. https://doi.org/10.1109/TCSVT.2010.2057770
  5. Y. Jin and H.-J. Lee, "A Block-based Pass-parallel SPIHT Algorithm," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 22, No. 7, pp. 1064-1075, Jul. 2012. https://doi.org/10.1109/TCSVT.2012.2189793
  6. L. Guo, D. Zhou, and S. Goto, "A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHD TV Video Codec," IEEE Transactions on Multimedia, Vol. 16, No. 8, pp. 2323-2332, Dec. 2014. https://doi.org/10.1109/TMM.2014.2350256
  7. S. Kim, D. Lee, J.-S. Kim, and H.-J. Lee, "A High-Throughput Hardware Design of a One-Dimensional SPIHT Algorithm," IEEE Transactions on Multimedia, Vol. 18, No. 3, pp. 392-404, Mar. 2016. https://doi.org/10.1109/TMM.2015.2514196
  8. S. Kim, D. Lee, J.-S. Kim, and H.-J. Lee, "A Block Truncation Coding Algorithm and Hardware Implementation Targeting 1/12 Compression for LCD Overdrive," IEEE/OSA Journal of Display Technology, Vol. 12, No. 4, pp. 376-389, Apr. 2016. https://doi.org/10.1109/JDT.2015.2493163
  9. S. Kim, M. Kim, J.-S. Kim, and H.-J. Lee, "Fixed-Ratio Compression of an RGBW Image and Its Hardware Implementation," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 6, No. 4, pp. 484-496, Dec. 2016. https://doi.org/10.1109/JETCAS.2016.2608961
  10. S. Kim and H.-J. Lee, "RGBW Image Compression by Low-Complexity Adaptive Multi-Level Block Truncation Coding," IEEE Transactions on Consumer Electronics, Vol. 62, No. 4, pp. 412-419, Nov. 2016. https://doi.org/10.1109/TCE.2016.7838094
  11. A. Said and W. A. Pearlman, "A New, Fast, and Efficient Image Codec Based on Set Partitioning in Hierarchical Trees," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 6, No. 3, pp. 243-250, Jun. 1996. https://doi.org/10.1109/76.499834
  12. F. W. Wheeler and W. A. Pearlman, "SPIHT Image Compression Without Lists," IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Vol. 6, pp. 2047-2050, Jun. 2000.
  13. T. W. Fry and S. A. Hauck, "SPIHT Image Compression on FPGAs," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 9, pp. 1138-1147, Sep. 2005. https://doi.org/10.1109/TCSVT.2005.852625
  14. P. Corsonello, S. Perri, G. Staino, M. Lanuzza, and G. Cocorullo, "Low Bit Rate Image Compression Core for Onboard Space Applications," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 16, No. 1, pp. 114-128, Jan. 2006. https://doi.org/10.1109/TCSVT.2005.856925
  15. C.-C. Cheng, P.-C. Tseng, C.-T. Huang, and L.-G. Chen, "Multi-mode Embedded Compression Codec Engine for Power-Aware Video Coding System," IEEE Transactions on Circuits and Systems for Video Technology, Vol. 19, No. 2, pp. 141-150, Feb. 2009. https://doi.org/10.1109/TCSVT.2008.2009250