참고문헌
- Uyemura, John P. "CMOS Logic Circuit Design." (1999).
- Max Maxfield. "Achronix announces new 22nm Speedster22i FPGAs" Achronix Semiconductors Corporation.
- Hu, Zhigang, et al. "Microarchitectural techniques for power gating of execution units." Proceedings of the 2004 international symposium on Low power electronics and design. ACM, 2004.
- Hanchate, Narender, and Nagarajan Ranganathan. "LECTOR: A technique for leakage reduction in CMOS circuits." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12.2 (2004): 196-205. https://doi.org/10.1109/TVLSI.2003.821547
- Shinde, Jitesh, and S. S. Salankar. "Clock gating-A power optimizing technique for VLSI circuits." India Conference (INDICON), 2011 Annual IEEE. IEEE, 2011.
- P. Bhattacharjee, A. Majumder and T.D. Das, "A 90 nm Leakage Control Transistor Based Clock Gating for Low Power Flip Flop Applications." In IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 381-384. IEEE 2016.
- Sharma, Dushyant Kumar. "Effects of different clock gating techinques on design." International Journal of Scientific & Engineering Research 3.5 (2012): 1.
- Strollo, A. G. M., E. Napoli, and D. De Caro. "Low-power flip-flops with reliable clock gating." Microelectronics journal 32.1 (2001): 21-28. https://doi.org/10.1016/S0026-2692(00)00072-0
- Shaker, Mohamed, and Magdy Bayoumi. "Novel clock gating techniques for low power flip-flops and its applications." Circuits and Systems (MWSCAS), 2013 IEEE 56th International Midwest Symposium on. IEEE, 2013.
- Dev, Mahendra Pratap, et al. "Clock gated low power sequential circuit design." Information & Communication Technologies (ICT), 2013 IEEE Conference on. IEEE, 2013.
- Strollo, Antonio GM, Ettore Napoli, and Davide De Caro. "New clock-gating techniques for low-power flip-flops." Proceedings of the 2000 international symposium on Low power electronics and design. ACM, 2000.
- P. Bhattacharjee, B. Nath and A. Majumder. "LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder" In Nanoelectronic and Information Systems (iNIS), 2016 IEEE International Symposium on, pp. 250-254.
- P. Bhattacharjee, B. Nath and A. Majumder. "LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications" In 16th International Conference on Electronics, Information, and Communication (ICEIC 2017), pp. 106-109.
- 65nm Predictive Technology Model, Arizona State University
- 90nm Predictive Technology Model, Arizona State University