Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A CMOS Wide-Bandwidth Serial-Data Transmitter for Video Data Transmission

영상신호 전송용 CMOS 광대역 시리얼 데이터 송신기

  • Received : 2016.11.10
  • Accepted : 2017.03.08
  • Published : 2017.04.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a 270/540/750/1500-Mb/s serial-data transmitter realized in a $0.13-{\mu}m$ CMOS technology for the applications of video data transmission. A low-cost RG-58 copper cable(5C-HFBT-RG6T) is exploited as a transmission medium connected to a single BNC connector, which shows cable loss 45 dB in maximum at 1.5 GHz. RLGC modeling provides an equivalent circuit for SPICE simulations of which characteristics are very similar to the measured cable loss. The loss can be compensated by pre-emphasis at transmitter and equalization at receiver if needed. Measurements of the proposed transmitter chip demonstrate the operations of 270-Mb/s, 540-Mb/s, 750-Mb/s and 1.5-Gb/s, and provide the output voltage levels of $370mV_{pp}$ at 1.5 Gb/s even with the pre-emphasis turned-off. The total power consumption is 104 mW from 1.2/3.3-V supplies and the chip occupies the area of $1.65{\times}0.9mm^2$.

본 논문에서는 270/540/750/1500-Mb/s 동작속도를 갖는 영상신호 전송용 시리얼 송신기 칩을 $0.13-{\mu}m$ CMOS 공정을 이용하여 구현하였다. 전송 채널은 저가형 RG-58 계열의 5C-HFBT-RG6T 동축 케이블로서, 싱글 BNC 커넥터로 연결되어 있으며, 1.5-GHz 주파수에서 케이블 손실은 최대 45 dB이다. 이를 RLGC 모델링을 통해 SPICE용 회로로 구현하였고, 케이블 손실측정결과와 매우 유사한 특성을 갖는다. 신호감쇄의 보상은 송신기 회로의 프리앰퍼시스 기능 및 수신단의 이퀄라이저 기능을 통해 복원하며, 송신기 칩의 측정 결과 270-Mb/s, 540-Mb/s, 750-Mb/s 및 1.5-Gb/s 동작속도를 모두 만족하며, 프리앰퍼시스 기능을 OFF 했을 때에도 1.5 Gb/s에서 $370-mV_{pp}$ 출력전압을 갖는다. 칩의 전력소모는 1.2/3.3-V 전원전압으로부터 104 mW, 칩 면적은 I/O 패드를 포함하여 $1.65{\times}0.9mm^2$ 이다.

Keywords

References

  1. H. Higashi et al., "5-6.4 Gbps 12 channel Transceiver with Pre-emphasis and Equalizer" Technical Digest of IEEE Symposium on VLSI Circuits, pp. 130-133, Jun. 2004.
  2. S.-W. Choi, H.-B. Lee, and H.-J. Park, "A Three-Data Differential Signaling Over Four Conductors With Pre-Emphasis and Equalization: A CMOS Current Mode Implementation", IEEE J. of Solid-State Circuits, Vol. 41, No. 3, pp. 633-641, Mar. 2006. https://doi.org/10.1109/JSSC.2005.864117
  3. K. -J. Kim et al., "HDMI Transmitter with a pre-emphasis technique", IEIE Summer Conference, Vol. 33, No. 1, pp. 768-771, 2010.
  4. J. Tak et al., "A Multi-Channel Gigabit CMOS Optical Transmitter Circuit", J. of IEIE-SD, Vol. 48, No. 12, pp. 1-6, 2011.
  5. D. Lee et al., "A 120-db${\Omega}$ 8-Gb/s CMOS Optical Receiver Using Analog Adaptive Equalizer", J. of IEIE-SD, Vol. 45, No. 6, pp. 119-124, 2008.
  6. S. Min, T. Copani, S. Kiaei and B. Bakkaloglu, "A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase- Noise Cancellation", IEEE J. of Solid-State Circuits, Vol. 48, No. 5, pp. 1151-1160, May 2013. https://doi.org/10.1109/JSSC.2013.2252515
  7. D. Park and S. Cho, "A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 um CMOS", IEEE J. of Solid-State Circuits, Vol. 47, No. 12, pp. 2989-2998, Dec. 2012. https://doi.org/10.1109/JSSC.2012.2217856