한국통신학회논문지 (The Journal of Korean Institute of Communications and Information Sciences)

  • 제41권10호
  • /
  • Pages.1179-1182
  • /
  • 2016
  • /
  • 1226-4717(pISSN)
  • /
  • 2287-3880(eISSN)
한국통신학회 (The Korean Institute of Commucations and Information Sciences)
권호 표지
DOI QR코드

DOI QR Code

사인-선형 위상차 방식의 차동 양자화된 직접 디지털 주파수 합성기

The Differential Quantized Direct Digital Frequency Synthesizer Based on Sine-Linear Phase Difference

  • Kim, Chong-il (Catholic Kwandong University, Department of Electronic Engineering) ;
  • Lee, Hyun-seung (Department of Electronic Engineering Catholic Kwandong University) ;
  • Hong, Chan-ki (Catholic Kwandong University, Department of computer science)
  • 투고 : 2016.09.20
  • 심사 : 2016.09.22
  • 발행 : 2016.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 sine-linear phase difference 방식과 DPCM 방식의 차동 양자화 기술을 응용하여 새로운 ROM 압축방식을 제안하고 이를 이용하여 저전력 직접 디지털 주파수 합성기를 FPGA를 사용하여 설계 및 제작한다. ROM 크기를 줄이기 위해 사인파의 1/4 주기를 $2^N$간격으로 표본화하여 양자화된 값을 양자화 ROM1에 저장하고 각 표본화 사이를 $2^K$간격으로 표본화하고 ROM1에 저장된 표본화 값의 차이를 ROM2에 저장하여 ROM의 크기를 줄이는 방식을 사용한다. 이를 사용함으로써 기존 방식 대비 약 37%의 ROM 크기만 필요하게 되여 전력 소모를 줄일 수 있다.

In this paper, a new method to reduce the size of ROM in the direct digital frequency synthesizer (DDFS) is proposed. This method use the sine-linear phase difference method and differential PCM. The new ROM compression method can reduce the ROM size by using the two ROM. The quantized value of sine-linear phase difference is saved by the ROM1 of the $2^N$ sample period. The ROM2 save the difference between the original sine-linear phase difference value and the saved sample value of the ROM1. The ROM compression ratio of 37% is achieved by this method. Also, the power consumption is decreased according to the ROM size reduction.

키워드

참고문헌

  1. D. A. Sunderland, R. A. Strauch, S. S. Wharfield, H. T. Peterson, and C. R. Cole, "CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications," IEEE JSSC, vol. 19, no. 4, pp. 497-506, Aug. 1984.
  2. H. T. Nicholas, H. Samueli, and B. Kim, "The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects," in 42nd Auun. Frequency Control Symp., pp. 356-363, 1988.
  3. V. F. Kroupa, Direct Digital Frequency Synthesizers, New York: IEEE Press, 1999.
  4. B.-D. Yang, J.-H. Choi, S.-H. Han, L.-S. Kim, and H.-K. Yu, "An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 761-774, May 2004. https://doi.org/10.1109/JSSC.2004.826323
  5. A. Madisetti, A. Y. Kwentus, and A. N. Wilson, "A 100MHz, 16-b direct digital frequency synthesizer with a 100dBc spurious free dynamic range," IEEE J. Solid State Circuits, vol. 34, no. 8, pp. 1034-1043, Aug. 1999. https://doi.org/10.1109/4.777100