한국인터넷방송통신학회논문지 (The Journal of the Institute of Internet, Broadcasting and Communication)

  • 제16권5호
  • /
  • Pages.191-196
  • /
  • 2016
  • /
  • 2289-0238(pISSN)
  • /
  • 2289-0246(eISSN)
한국인터넷방송통신학회 (The Institute of Internet, Broadcasting and Communication)
권호 표지
DOI QR코드

DOI QR Code

명령어 자취형 모의실험을 기반으로 하는 마이크로프로세서의 전력 소비에 대한 연구

A Study on Power Dissipation of The Microprocessor Based on Trace-Driven Simulation

  • 이종복 (한성대학교 전자정보공학과)
  • Lee, Jongbok (Dept. of Electronics & Information Engineering, Hansung University)
  • 투고 : 2016.08.31
  • 심사 : 2016.10.07
  • 발행 : 2016.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

최근에 이르러, 임베디드 시스템 및 모바일 장치 뿐만이 아니라 고성능 마이크로프로세서 및 멀티코어프로세서의 전력 소비량이 매우 중요하게 대두되고 있다. 특히, 스마트폰과 태블릿 PC의 광범위한 사용으로 인하여 프로세서의 저전력 소비가 무엇보다 요구된다. 본 논문에서는 고성능 마이크로프로세서에 대하여 빠른 속도를 갖는 명령어 자취형 (trace-driven) 모의실험기 기반의 전력 측정기를 개발하였다. 본 전력 측정기는 마이크로프로세서를 구성하는 복합 조합회로, 배열구조, CAM 구조를 기반으로 하였으며, SPEC 2000 벤치마크를 입력으로 모의실험을 수행하여 각 벤치마크의 평균 전력 소비량을 측정하였다.

Recently, power dissipation is a very significant issue not only in embedded systems and mobile devices but also in high-end modern processors. Especially, by the prevalent use of smart phones and tablet PCs, low power consumption of microprocessors is requisite. In this paper, a fast power measurement tool for a high performance microprocessor based on the trace-driven simulator has been developed. The power model of the microprocessor consists of complex combinational circuits, array structures, and CAM structures. Using SPEC 2000 benchmarks as input, the trace-driven simulation has been performed to estimate the average power dissipation of each program.

키워드

참고문헌

  1. T. Austin, E. Larson, and D. Ernest, "SimpleScalar : An Infrastructure for Computer System Modeling," Computer, Vol. 35, No. 2, pp. 59-67, Feb. 2002. https://doi.org/10.1109/2.982917
  2. S. Palacharla, N. Jouppi, and J. Smith, "Complexity-Effective Superscalar Processors", Proc. of the 24th International Symposium on Computer Architecture, 1997.
  3. S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-chip Caches," WRL Research Report 93/5, DEC Western Research Laboratory, 1994.
  4. B. Bishop, T. Kelliher, and M. Irwin, "The Design of a Register Renaming Unit," Proc. of Grear Lakes Symposium on VLSI, 1999.
  5. R. Zimmermann and W. Fichtner, "Low-power logic styles : CMOS versus pass-transistor logic", IEEE Journal of Solid State Circuits, Vol. 32, No. 7, pp.1079-1090, 1997. https://doi.org/10.1109/4.597298
  6. M. Borah, R. Owens, and M. Irwin, "Transistor sizing for low power CMOS circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems", Vol. 15, No. 6, pp. 665-671, 1996. https://doi.org/10.1109/43.503935
  7. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," Proceedings of the 27th International Symposium on Computer Architecture, pp 83-94, Jun. 2000.
  8. R. Joseph and M. Martonosi, "Run-time Power Estimation in High-Performance Microprocessors," The International Symposium on Low Power Electronics and Design, Aug. 2001.
  9. J. Lee, "A Study of Trace-driven Simulation for Multi-core Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 12, no. 3, pp. 9-13, Jun. 2012.
  10. J. Lee, "Performance Study of Asymmetric Multicore Processor Architectures," Journal of The Institute of Internet, Broadcasting and Communication, vol. 14, no. 3, pp. 163-169, Jun. 2014.