JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Approximate-SAD Circuit for Power-efficient H.264 Video Encoding under Maintaining Output Quality and Compression Efficiency

  • Received : 2016.01.14
  • Accepted : 2016.06.30
  • Published : 2016.10.30
Download PDF
⟨ Previous Next ⟩

Abstract

We develop a novel SAD circuit for power-efficient H.264 encoding, namely a-SAD. Here, some highest-order MSB's are approximated to single MSB. Our theoretical estimations show that our proposed design simultaneously improves performance and power of SAD circuit, achieving good power efficiency. We decide that the optimal number of approximated MSB's is four under 8-bit YUV-420 format, the largest number not to affect video quality and compression-rate in our video experiments. In logic simulations, our a-SAD circuit shows at least 9.3% smaller critical-path delay compared to existing SAD circuits. We compare power dissipation under iso-throughput scenario, where our a-SAD circuit obtains at least 11.6% power saving compared to other designs. We perform same simulations under two- and three-stage pipelined architecture. Here, our a-SAD circuit delivers significant performance (by 13%) and power (by 17% and 15.8% for two and three stages respectively) improvements.

Keywords

References

  1. Frederic Dufaux, Fabrice Moscheni. Motion Estimation Techniques for Digital TV: A Review and a New Contribution. Proceeding of the IEEE 83(6), pp.858-876, Jun. 1995. https://doi.org/10.1109/5.387089
  2. Fore June. "Image Prediction and Motion Compensation" in An introduction to Video compression in C/C++, CSIPP, 2010, pp.127-147.
  3. T.-C. Chen, S.-Y. Chien, Y.-W. Huang, C.-H. Tsai, C.-Y. Chen, T.-W. Chen and L.-G. Chen, Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Trans. Circ. Syst. Video Tech. 16(6), pp.673-688, June. 2006 https://doi.org/10.1109/TCSVT.2006.873163
  4. Kimiyoshi U., Mutsunori I., Takashi I., Masahio K., Masafumi T., Mototsugu H., Hideho A., Toshihiro T. and Tadahiro K., "Design Methodology of Ultra Low-power MPEG4 Codec Core Exploiting Voltage Scaling Techniques" in Proc. DAC, San Francisco, CA, USA, Jun. 19-19, 1998.
  5. Gupta V., Mohapatra D., Sang Phill Park, Raghunathan A., Roy K., "IMPACT: IMPrecise adders for low-power Approximate Computing", in ISLPED, Fukuoka, Aug. 1-3, 2011.
  6. Vanne, J., Aho E., Hamalainen, T.D. and Kuusilinna, K., A High-Performance Sum of Absolute Difference Implementation for Motion Estimation. IEEE Trans. Circ. Syst. Video Tech. 16(7), pp.876-883, Jul. 2006. https://doi.org/10.1109/TCSVT.2006.877150
  7. Kaul H., Anders M.A., Mathew S.K., Hsu S.K., Agarwal A., Krishnamurthy R.K. and Borkar S., A 320 mV 56${\mu}W$ 411 GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65 nm CMOS. IEEE Jour. of Solid-state Cirt. 44(1), pp.107-114, Jan. 2009. https://doi.org/10.1109/JSSC.2008.2007164
  8. P. Gupta, Y. Agarwal, L. Dolecek, N. Dutt, R. K. Gupta, R. Kumar, S. Mitra, A. Nicolau, T. S. Rosing, M. B. Srivastava, et al. Underdesigned and opportunistic computing in presence of hardware variability. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 32(1), pp. 8-23, 2013. https://doi.org/10.1109/TCAD.2012.2223467
  9. Swee Y.Y. and John V. McCanny., A VLSI Architecture for Variable Block Size Video Motion Estimation. IEEE Trans. Circ. Syst. - II express briefs, 51(7), pp.384-389, Jun. 2004. https://doi.org/10.1109/TCSII.2004.829555
  10. LiYufei, FengXiubo, WangQin, A High-Performance Low Cost SAD Architecture for Video Coding, IEEE Trans. on Cons. Elec., 53(2), pp.535-541, May 2007. https://doi.org/10.1109/TCE.2007.381726
  11. Yeu-Shen J., Ligang-Gee C., Tzi-Dar C., An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms, IEEE trans. on Signal proc., 41(2), pp.889-900, Feb. 1993. https://doi.org/10.1109/78.193224
  12. Iain E. Richardson The H.264 Advanced Video Compression Standard. 2nd ed, A John Wiley and Sons, 2010.
  13. Gisle Bjontegaard, "Calculation of average PSNR differences between RD-curves", Austin, Texas, USA, 2-4 April, 2001.
  14. Joint Video Team, "Reference Software JM ver.18.6" http://iphome.hhi.de/suehring/tml/
  15. TK Tan, G Sullivan, T Wedi "Recommended simulation common conditions for coding efficiency experiments" - ITU-T Q, 2005
  16. Le Dinh Trang Dang, Ik Joon Chang, Jinsang Kim "a-SAD: Power Efficient SAD Calculator for Realtime H.264 Video Encoder Using MSBApproximation Technique" presented at the 14th ISLPED, La Jolla, CA USA, Aug. 10-13, 2014.