참고문헌
- H. S. Chun, "Market Outlook and Domestic and Global Development Trend for Power Semiconductor," IITA Weekly Technology Trends, June 2009.
- W. Y. Jeong, W. C. Hao, P. B. Ha and Y. H. Kim, "Design of eFuse OTP Memory with Wide Operating Voltage Range for PMICs", Journal of the Korea Institute of Information and Communication Engineering, Vol. 18, No. 1, pp. 115-122, Jan. 2014. https://doi.org/10.6109/jkiice.2014.18.1.115
- H. Park, S. H. Lee, K. H. Jin, P. B. Ha and Y. H. Kim, "Design of Small-Area Differential Paired eFuse OTP Memory for Power ICs," J, Korea Inst, Inf, Commun, Eng, Vol. 8, No. 2, pp. 107-114. Apr. 2015.
- J. Safran, A. Leslie, G. Fredeman, C. Kothandaraman, A. Cestero, X. Chen, R. Rajeevakumar, D. K. Kim, Y. Z. Li, D. Moy, N. Robson, T. Kirihata and S. Iyer, "A compact eFuse programmable array memory for SOI CMOS", Symposium on VLSI Circuits Digest of Technical Papers, pp. 72-73, June 2007.
- N. Robson, J. Safran, C. Kothandaraman, A. Cestero, X. Chen, R. Rajeevakumar, A. Leslie, D. Moy, T. Kirihata and S. Iyer, "Electrically programmable fuse (eFuse): From memory redundancy to autonomic chip", Proceedings of Custom Integrated Circuits Conference, pp. 799-804, Sep. 2007.
- J. H. Jang, L. Y. Jin, H. G. Jeon, K. I. Kim, P. B. Ha and Y. H. Kim, "Design of an 8-bit differential paired eFuse OTP memory IP reducing sensing resistance" J. Cent. South Univ, Vol. 19, No. 1, pp. 168-173, Jan. 2012. https://doi.org/10.1007/s11771-012-0987-4
- J. H. Kim, D. H. Kim, L. Y. Jin, P. B. Ha and Y. H. Kim, "Design of 1-Kb eFuse OTP memory IP with reliability considered", Journal of Semiconductor Technology and Science, Vol. 11, No. 2, pp. 88-94, June. 2011. https://doi.org/10.5573/JSTS.2011.11.2.088
- H. Park, S. H. Lee, P. B. Ha and Y. H. Kim, "Design of a 32-Bit eFuse OTP for PMICs", Proceedings of the 2015 KIIECT Spring Conference, Vol. 8, No. 1, pp. 174-176, May. 2015.
- H. L. Yang, I. W. Choi, J. H. Jang, L. Y. Jin, P. B. Ha and Y. H. Kim, "Design of High-Reliability eFuse OTP Memory for PMICs", Journal of the Korea Institute of Information and Communication Engineering, Vol. 16, No. 7, pp. 1455-1462, July 2012. https://doi.org/10.6109/jkiice.2012.16.7.1455
- S. I. Cho, J. S. Heo, Y. H. Kim, M. H. Park and H. J. Park, "CMOS Sense-Amplifier Type Flip-Flop Having Improved Setup/Hold Margin", IEICE Trans. Electreon, Vol. E86-C, No.12, Dec. 2003.
피인용 문헌
- Design of an NMOS-Diode eFuse OTP Memory IP for CMOS Image Sensors vol.20, pp.2, 2016, https://doi.org/10.6109/jkiice.2016.20.2.306