Smart Media Journal (스마트미디어저널)

THE KOREAN INSTITUTE OF SMART MEDIA (한국스마트미디어학회)
권호 표지

Design of combined unsigned and signed parallel squarer

Unsigned와 signed 겸용 병렬 제곱기의 설계

  • Received : 2014.03.04
  • Accepted : 2014.03.31
  • Published : 2014.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

The partial product matrix of a parallel squarer are symmetric about the diagonal. To reduce the number of partial product bits and the depth of partial product matrix, it can be typically folded, shifted and bit-rearranged. In this paper, an efficient design approach for the combined squarer, capable of operating on either unsigned or signed numbers based on a mode selection signal, is presented. By simulations, it is shown that the proposed combined squarers lead to up to 18% reduction in area, 11% reduction in propagation delay and 9% reduction in power consumption compared with the previous combined squarers.

제곱연산은 승수와 피승수가 동일한 곱셈의 특수한 경우로 병렬 제곱기의 부분곱 행렬에서 부분곱 비트들은 대칭을 이룬다. 이런 특성을 이용하여 부분곱을 폴딩(folding), 쉬프트, 재배열하여 부분곱 비트의 수와 부분곱 행렬의 최대높이들 감소시킨다. 본 논문에서는 제어신호에 따라 unsigned와 signed 제곱기로 동작하는 겸용 제곱기의 효율적인 설계 방법을 제안한다. 기존 겸용 제곱기와 달리 자리수(weight)가 다른 특정 부분곱 비트들의 덧셈에 대해 덧셈기를 사용하지 않고 계산하는 방법을 제안한다. 시뮬레이션을 통해 제안한 겸용 제곱기는 기존 겸용 제곱기와 비교하여 면적은 약 18%, 지연시간(propagated delay time)은 약 11%, 전력소모는 약 9% 감소시킬 수 있음을 보인다.

Keywords

References

  1. J. Pihl and E. Aas, "A multiplier and squarer generator for high performance DSP applications," Proc. IEEE 39th Midwest Symp. on Circuits and Systems, pp. 109-112, 1996
  2. R. K. Kolagotla , W. R. Griescbach, and H. R. Srinivas, "VLSI implementation of a 350 MHz 0.35${\mu}m$ 8 bit merged squarer, Electronic Letters, vol. 34, pp. 47-48, Jan. 1998 . https://doi.org/10.1049/el:19980057
  3. K. E. Wires, M. J. Schulte, L. P. Marquette, and P. I. Balzola, "Combined unsigned and two's complement squarers," Proc. 33rd Asilomar Conference on Signals, Systems, and Computers, pp. 1215-1219, 1999.
  4. K. J. Cho and J. G. Chung, "Parallel squarer design using pre-calculated sums of partial products," Electronics Letters, vol. 43, pp. 1414-1416, Dec. 2007. https://doi.org/10.1049/el:20071621
  5. E. G. Walters, M. J. Schulte, and M. G. Arnold, "Truncated squarers with constant and variable correction," Proc. SPIE: Advanced Signal Processing Algorithms, Architectures, and Implementations XIII, Denver, Co, Aug. 2004.
  6. A. G. M. Strollo and D. D. Caro, "Booth folding encoding for high performance squarer circuits," IEEE Trans. Cirucits and Systems II, vol. 50, pp. 250-254, May 2003.
  7. C. S. Wallace, "Suggestion for a fast multiplier," IEEE Trans. Electronic Computers, vol. EC-13, pp. 14-17, 1964. https://doi.org/10.1109/PGEC.1964.263830
  8. L. Dadda, "Some Schemes for parallel multipliers," Alta Frequenza, vol. 34, pp. 349-356, 1965.
  9. K. C. Bickerstaff, M. J. Schulte, and E. E. Swartzlander, Jr., "Parallel reduced area multipliers," Journal of VLSI Signal Processing, vol. 9. pp. 181-191, 1995. https://doi.org/10.1007/BF02407084
  10. V. G. Oklodgzija and D. Villeger, and S. S. Liu, "A method for speed optimized partial product reduction and generation for fast parallel multipliers using and algorithmic approach," IEEE Trans. Computers, vol. 45. no. 3, pp. 294-305, 1996.