References
- Z. Wang, Z. Chi, and K. Parhi, "Area-efficient high-speed decoding schemes for turbo decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 6, pp. 902-912, Dec. 2002. https://doi.org/10.1109/TVLSI.2002.808451
- J. Hsu and C. Wang, "A parallel decoding scheme for turbo codes," in Proc. IEEE Int. Conf. Circuits and Systems, vol. 4, 1998, pp. 445-448.
- B. Bougard, A. Ciulietti, L. V. d. Perre, and F. Catthoor, "A class of power efficient VLSI architectures for high speed turbo-decoding," in Proc. IEEE Global Telecommunication Conf., vol. 1, 2002, pp. 553-549.
- B. Bougard et al., "A scalable 8.7 nJ/bit 75.6 Mb/s parallel concatenated convolutional (turbo-) codec," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 152-153.
- A. Worm, H. Lamm, and N. Wehn, "A high-speed MAP architecture with optimized memory size and power consumption," in Proc. IEEE Workshop on Signal Processing Systems (SiPS2000), 2000, pp. 265-274.
- A. Worm, H. Lamm, and N. Wehn, "Design of low-power high-speed maximum a priori decoder architectures," in Proc. Design, Automation and Test in Eur. Conf. Exhibition, Apr. 2001, pp. 258-265.
- M. M. Mansour and N. R. Shanbhag, "Design methodology for highspeed iterative decoder architectures," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing, vol. 3, 2002, pp. 3085-3088.
- M. M. Mansour and N. R. Shanbhag, "VLSI architectures for SISO-APP decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 627-650, Aug. 2003. https://doi.org/10.1109/TVLSI.2003.816136
- A. Giulietti et al., "Parallel turbo code interleavers: Avoiding collisions in accesses to storage elements," Electron. Lett., vol. 38, no. 5, pp. 232-234, Feb. 2002. https://doi.org/10.1049/el:20020148
- S.-J. Lee, N. Shanbhag, and A. Singer, "Areaefficient high-throughput map decoder architectures," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 8, pp. 921-933, Aug. 2005. https://doi.org/10.1109/TVLSI.2005.853604
- Z. Wang, "High-speed recursion architectures for MAP-based turbo decoders," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 15, no. 4, pp. 470 -474, april 2007. https://doi.org/10.1109/TVLSI.2007.893668
- C.-H. Tang, C.-C. Wong, C.-L. Chen, C.-C. Lin, and H.-C. Chang, "A 952ms/s Max-Log MAP decoder chip using radix-4 x 4 ACS architecture," in Solid-State Circuits Conf., 2006. ASSCC 2006. IEEE Asian, nov. 2006, pp. 79 -82.
- K.-T. Shr, Y.-C. Chang, C.-Y. Lin, and Y.-H. Huang, "A 6.6pj/bit/iter radix-16 modified log- MAP decoder using two-stage ACS architecture," in Solid State Circuits Conf. (A-SSCC), 2011 IEEE Asian, nov. 2011, pp. 313 -316.
- O. Sanchez, C. Jegoy, M. Jezequel, and Y. Saouter, "High speed low complexity radix-16 Max-Log- MAP SISO decoder," Electronics, Circuits and Systems, 2012, ICECS 2012, 19th IEEE Int. Conf. on, 9-12, pp.400-403, Dec., 2012.
- K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
- J. H. Kim, "Memory reduced MAP decoding for double-binary turbo decoder," IEICE Trans. Electron., vol. 8, no. 23, pp. 1996-2001, Dec. 2011. https://doi.org/10.1587/elex.8.1996
- S. J. Lee, "High speed add-compare-select circuit for radix-4 Viterbi decoder," U.S. Patent 2004/0122883(A1), June 24, 2004.